No photo of Daniel M. Ziener
Contact Expert

View Scopus Profile

Daniel M. Ziener

dr.ing., habil.

20052019

Research output per year

If you made any changes in Pure these will be visible here soon.

Fingerprint Dive into the research topics where Daniel M. Ziener is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

  • 1 Similar Profiles

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output

Optimizing FPGA-Based Streaming Applications for Throughput Using Pipelining

Asghar, S. M. A., Van Loo, R., Kruiper, T. & Ziener, D., Dec 2019, Proceedings - 2019 International Conference on Field-Programmable Technology, ICFPT 2019. Los Alamitos, California: IEEE, p. 351-354 4 p. 8977878. (Proceedings - 2019 International Conference on Field-Programmable Technology, ICFPT 2019; vol. 2019-December).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

    • Pipelined database processing circuit and method

    Blott, M., Liu, L., Ziener, D. & Karras, K., 19 Nov 2019, Patent No. 10482129, 11 Apr 2017

    Research output: Patent

    Open Access
    File
    • 12 Downloads (Pure)

    Security in Embedded Hardware

    Ziener, D., 2019, Universiteit Twente. 130 p.

    Research output: Book/Report › Book › Academic

    Open Access
    File
    377 Downloads (Pure)

    A Flexible FPGA-based Inference Architecture for Pruned Deep Neural Networks

    Posewsky, T. & Ziener, D., 1 May 2018, Architecture of Computing Systems – ARCS 2018: 31st International Conference, Braunschweig, Germany, April 9–12, 2018, Proceedings. Berekovic, M., Buchty, R., Hamann, H., Koch, D. & Pionteck, T. (eds.). Braunschweig, Germany: Springer, p. 311-323 13 p. (Lecture notes in computer science; vol. 10793).

    Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

    • 2 Citations (Scopus)
    5 Downloads (Pure)

    Configuration Tampering of BRAM-based AES Implementations on FPGAs

    Ziener, D., Pirkl, J. & Teich, J., 2018, 2018 International Conference on ReConFigurable Computing and FPGAs. IEEE Computer Society, 7 p.

    Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

    • 2 Downloads (Pure)

    Press / Media

    Fachinterview Safety&Security - Verlässlichkeit auf Systemdesign-Basis

    Daniel M. Ziener

    28/06/19

    1 Media contribution

    Press/Media: Expert Comment