No photo of Harijot Singh Bindra

Harijot Singh Bindra

20172019
If you made any changes in Pure these will be visible here soon.

Fingerprint Dive into the research topics where Harijot Singh Bindra is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

  • 6 Similar Profiles
Sampling Engineering & Materials Science
Electric potential Engineering & Materials Science
Rails Engineering & Materials Science
Energy utilization Engineering & Materials Science
Electric power utilization Engineering & Materials Science
Electric delay lines Engineering & Materials Science
Light amplifiers Engineering & Materials Science
Flip flop circuits Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 2017 2019

  • 5 Conference contribution
  • 1 Article
12 Downloads (Pure)

A 0.2 - 8 MS/s 10b flexible SAR ADC Achieving 0.35 - 2.5 fJ/Conv-Step and using self-quenched dynamic bias comparator

Bindra, H. S., Annema, A-J., Louwsma, S. M. & Nauta, B., 29 Jul 2019, 2019 Symposium on VLSI Circuits: Digest of Technical Papers. Kyoto, Japan: IEEE, p. 74 75 p.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Open Access
File
Electric delay lines
Sampling
Electric potential
13 Downloads (Pure)

A 4MS/s 10b SAR ADC with integrated Class-A buffers in 65nm CMOS with near rail-to-rail input using a single 1.2V supply

Bindra, H. S., Annema, A. J., Wienk, G. J. M., Nauta, B. & Louwsma, S., 17 Apr 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC) . Austin, TX, USA: IEEE, 8780150. (Proceedings of the Custom Integrated Circuits Conference; vol. 2019-April).

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Open Access
File
Rails
Electric potential
6 Citations (Scopus)
158 Downloads (Pure)

A 1.2-V Dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise

Bindra, H. S., Lokin, C. E., Schinkel, D., Annema, A. J. & Nauta, B., 1 Jul 2018, In : IEEE journal of solid-state circuits. 53, 7, p. 1902-1912 11 p.

Research output: Contribution to journalArticleAcademicpeer-review

Open Access
File
Energy utilization
Electric potential
Capacitors
5 Citations (Scopus)
586 Downloads (Pure)

A 30fJ/comparison dynamic bias comparator

Bindra, H. S., Lokin, C. E., Annema, A. J. & Nauta, B., 12 Sep 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference . Leuven, Belgium: IEEE Solid-State Circuits Society, p. 71-74 4 p.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Open Access
File
Light amplifiers
Flip flop circuits
Energy utilization
Electric potential

An Energy reduced sampling technique applied to 10b 1MS/s SAR ADC

Bindra, H. S., Annema, A. J., Louwsma, S. M., van Tuijl, A. J. M. & Nauta, B., 13 Sep 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference. Leuven, Belgium: IEEE Solid-State Circuits Society, p. 235 238 p.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Sampling
Electric power utilization
Networks (circuits)