Abstract
Radio transceivers capable of dynamic spectrum access require frequency agile transmitters with a clean output spectrum. High-Q filters are difficult to implement on chip and have limited tuning range. Transmitters with high linearity and broadband harmonic rejection can be more flexible and require less filtering. However, traditional Harmonic Rejection mixers suppress only a few harmonics. This paper presents an 8-path poly-phase transmitter, which exploits mixer-LO duty-cycle control and a tunable first-order RC low-pass filter to suppress ALL harmonics to below -40dBc. The optimum duty-cycle theoretically is 43.65% and a resolution of better than 0.1% is required to keep the spread in harmonic rejection within 1dB. We propose a simple monotonic duty-cycle control circuit and show by design equations and measurements that it achieves the required resolution over 3 octaves of frequency range. Also, analysis indicates that LO duty-cycle reduction compared to 50% improves power upconverter efficiency. A transmitter realized in 0.16■m CMOS works from 100-800MHz at a maximum single tone output power of 10.8dBm with an efficiency of 8.7%, outperforming previous designs. The OIP3 is >21dBm, while the LO leakage and image rejection is better than -45dBc.
Original language | English |
---|---|
Pages (from-to) | 595-607 |
Number of pages | 13 |
Journal | IEEE journal of solid-state circuits |
Volume | 49 |
Issue number | 3 |
DOIs | |
Publication status | Published - 1 Mar 2014 |
Keywords
- Cognitive radio
- Duty-cycle control
- Dynamic spectrum access
- harmonic rejection
- Mixer
- Multipath
- Polyphase
- Power upconverter
- Transmitter