A 1.2-V Dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise

Harijot Singh Bindra (Corresponding Author), Christiaan Egidius Lokin, Daniel Schinkel, Anne J. Annema, Bram Nauta

    Research output: Contribution to journalArticleAcademicpeer-review

    22 Citations (Scopus)
    1678 Downloads (Pure)

    Abstract

    A latch-type comparator with a dynamic bias pre-amplifier is implemented in a 65-nm CMOS process. The dynamic bias with a tail capacitor is simple to implement and ensures that the pre-amplifier output nodes are only partially discharged to reduce the energy consumption. The comparator is analyzed and compared to its prior art in terms of energy consumption and input referred noise voltage. First-order equations are presented that show how to optimize the pre-amplifier for low noise and high gain. Both the dynamic bias comparator and the prior art are implemented on the same die and measurements show that the dynamic bias can reduce the average energy consumption by about a factor 2.5 for the same input-equivalent noise at an input common-mode level of half the supply voltage.
    Original languageEnglish
    Pages (from-to)1902-1912
    Number of pages11
    JournalIEEE journal of solid-state circuits
    Volume53
    Issue number7
    DOIs
    Publication statusPublished - 1 Jul 2018

    Fingerprint Dive into the research topics of 'A 1.2-V Dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise'. Together they form a unique fingerprint.

    Cite this