A +20dBm highly efficient linear outphasing Class-E PA without AM/AM and AM/PM characterization requirements

Ali Ghahremani, Anne-Johan Annema, Bram Nauta

Research output: Contribution to journalArticleAcademicpeer-review

36 Downloads (Pure)

Abstract

Outphasing Class-E Power Amplifiers (OEPAs) using isolating power combiners and an inverse cosine signal component separator are inherently linear but suffer from low efficiency at power back-off. For high efficiency both at maximum output power and at power back-off, non-isolating power combiners are required. In this work the linearity of OEPAs using nonisolating power combiners is studied theoretically and validated by measurement of a 1.8GHz 20dBm OEPA implemented in a standard 65nm CMOS technology using an off-chip transmissionline based combiner. The developed theoretical model for the linearity is then employed to define digital pre-distortion (DPD) parameters for the implemented OEPA. Using this theory-based DPD and without any AM/AM and AM/PM characterizations, -31dB RMS EVM level and below -30dB ACLR were measured for a 13.1dBm 6.25MHz 30Mbit/s 7dB PAPR 64QAM signal with 41.8% drain efficiency and 33.6% power added efficiency.
Original languageEnglish
Number of pages6
JournalIEEE transactions on circuits and systems II: express briefs
Early online date23 Oct 2018
DOIs
Publication statusPublished - 1 Jul 2019

Fingerprint

Power amplifiers
Separators

Cite this

@article{1383d29eafb4491a959554cf1701da52,
title = "A +20dBm highly efficient linear outphasing Class-E PA without AM/AM and AM/PM characterization requirements",
abstract = "Outphasing Class-E Power Amplifiers (OEPAs) using isolating power combiners and an inverse cosine signal component separator are inherently linear but suffer from low efficiency at power back-off. For high efficiency both at maximum output power and at power back-off, non-isolating power combiners are required. In this work the linearity of OEPAs using nonisolating power combiners is studied theoretically and validated by measurement of a 1.8GHz 20dBm OEPA implemented in a standard 65nm CMOS technology using an off-chip transmissionline based combiner. The developed theoretical model for the linearity is then employed to define digital pre-distortion (DPD) parameters for the implemented OEPA. Using this theory-based DPD and without any AM/AM and AM/PM characterizations, -31dB RMS EVM level and below -30dB ACLR were measured for a 13.1dBm 6.25MHz 30Mbit/s 7dB PAPR 64QAM signal with 41.8{\%} drain efficiency and 33.6{\%} power added efficiency.",
author = "Ali Ghahremani and Anne-Johan Annema and Bram Nauta",
year = "2019",
month = "7",
day = "1",
doi = "10.1109/TCSII.2018.2877708",
language = "English",
journal = "IEEE transactions on circuits and systems II: express briefs",
issn = "1549-7747",
publisher = "IEEE",

}

TY - JOUR

T1 - A +20dBm highly efficient linear outphasing Class-E PA without AM/AM and AM/PM characterization requirements

AU - Ghahremani, Ali

AU - Annema, Anne-Johan

AU - Nauta, Bram

PY - 2019/7/1

Y1 - 2019/7/1

N2 - Outphasing Class-E Power Amplifiers (OEPAs) using isolating power combiners and an inverse cosine signal component separator are inherently linear but suffer from low efficiency at power back-off. For high efficiency both at maximum output power and at power back-off, non-isolating power combiners are required. In this work the linearity of OEPAs using nonisolating power combiners is studied theoretically and validated by measurement of a 1.8GHz 20dBm OEPA implemented in a standard 65nm CMOS technology using an off-chip transmissionline based combiner. The developed theoretical model for the linearity is then employed to define digital pre-distortion (DPD) parameters for the implemented OEPA. Using this theory-based DPD and without any AM/AM and AM/PM characterizations, -31dB RMS EVM level and below -30dB ACLR were measured for a 13.1dBm 6.25MHz 30Mbit/s 7dB PAPR 64QAM signal with 41.8% drain efficiency and 33.6% power added efficiency.

AB - Outphasing Class-E Power Amplifiers (OEPAs) using isolating power combiners and an inverse cosine signal component separator are inherently linear but suffer from low efficiency at power back-off. For high efficiency both at maximum output power and at power back-off, non-isolating power combiners are required. In this work the linearity of OEPAs using nonisolating power combiners is studied theoretically and validated by measurement of a 1.8GHz 20dBm OEPA implemented in a standard 65nm CMOS technology using an off-chip transmissionline based combiner. The developed theoretical model for the linearity is then employed to define digital pre-distortion (DPD) parameters for the implemented OEPA. Using this theory-based DPD and without any AM/AM and AM/PM characterizations, -31dB RMS EVM level and below -30dB ACLR were measured for a 13.1dBm 6.25MHz 30Mbit/s 7dB PAPR 64QAM signal with 41.8% drain efficiency and 33.6% power added efficiency.

UR - http://www.scopus.com/inward/record.url?scp=85055693273&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2018.2877708

DO - 10.1109/TCSII.2018.2877708

M3 - Article

JO - IEEE transactions on circuits and systems II: express briefs

JF - IEEE transactions on circuits and systems II: express briefs

SN - 1549-7747

ER -