A 3-D circuit model to evaluate CDM performance of Ics

M.S.B. Sowariraj, P.C. de Jong, Cora Salm, A.J. Mouthaan, F.G. Kuper

    Research output: Contribution to journalArticleAcademicpeer-review

    Abstract

    This paper presents a physical description of the static charge flow through an IC during a CDM event. Based on this description, an equivalent 3-D circuit to model the complete IC under CDM stress is proposed. The model takes into account various factors like package parasitics, substrate resistance, parasitic contacts of the circuit elements with the substrate, bus line resistances, distribution of protection devices. It allows studying the influence of these factors on the voltage transients seen across the gate-oxides of MOS transistors. CDM measurements on an IC with rail based protection showed gate-oxide failure at the MOS transistors in the internal core circuitry. The proposed circuit model is applied to study the voltage transients between the internal MOS transistors gate and local substrate during CDM stress and thereby explain the reason for the observed gate-oxide failure. It is found that VSS line contact distribution with the substrate rail enhances CDM robustness, provided the power lines (VSS and VDD line) are well clamped to each other.
    Original languageUndefined
    Article number10.1016/j.microrel.2005.07.066
    Pages (from-to)1425-1429
    Number of pages5
    JournalMicroelectronics reliability
    Volume45
    Issue number9-11
    DOIs
    Publication statusPublished - 1 Nov 2005

    Keywords

    • EWI-15507
    • METIS-224508
    • IR-67713

    Cite this