A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp

Anoop Narayan Bhat; Ronan A.R. van der Zee; Salvatore Finocchiaro; Francesco Dantoni; Bram  Nauta

doi:10.1109/RFIC.2019.8701843

A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp

Anoop Narayan Bhat
, Ronan A.R. van der Zee
, Salvatore Finocchiaro
, Francesco Dantoni
, Bram Nauta

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

19 Citations (Scopus)

689 Downloads (Pure)

Abstract

Abstract—In this paper we propose a baseband noise-canceling receiver architecture to increase in-band linearity. Key feature of the architecture is that all active circuits are in baseband, including the LNTA. The receiver targets high IF bandwidths, enabled by a TIA composed of an OpAmp using only inverters. The receiver is fabricated in 22nm FDSOI CMOS. Measured results show an in-band IIP3 of > 9dBm for an IF bandwidth of 175MHz with sub-5dB NF across 1-6GHz LO.

Original language	English
Title of host publication	IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019
Place of Publication	Boston, Massachusetst, US
Publisher	IEEE
Pages	155-158
Number of pages	4
ISBN (Electronic)	978-1-7281-1701-0
DOIs	https://doi.org/10.1109/RFIC.2019.8701843
Publication status	Published - 3 Jun 2019
Event	IEEE Radio Frequency Integrated Circuits Symposium 2019 - Boston Convention and Exhibition Center, Boston, United States Duration: 2 Jun 2019 → 4 Jun 2019

Conference

Conference	IEEE Radio Frequency Integrated Circuits Symposium 2019
Abbreviated title	RFIC 2019
Country/Territory	United States
City	Boston
Period	2/06/19 → 4/06/19

Keywords

Base-station
in-band linearity
noise canceling
wide band IF
inverters-only OpAmp
TIA
LNTA
IIP3

Access to Document

10.1109/RFIC.2019.8701843

Twente-RFIC19-Wideband RF Receiver-BhatAccepted author version, 731 KB

Cite this

Bhat, A. N., van der Zee, R. A. R., Finocchiaro, S., Dantoni, F., & Nauta, B. (2019). A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp. In IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019 (pp. 155-158). Article 8701843 IEEE. https://doi.org/10.1109/RFIC.2019.8701843

Bhat, Anoop Narayan ; van der Zee, Ronan A.R. ; Finocchiaro, Salvatore et al. / A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp. IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019. Boston, Massachusetst, US : IEEE, 2019. pp. 155-158

@inproceedings{8a71b9b603c746eb9cf4f0f4bed32c11,

title = "A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp",

abstract = "Abstract—In this paper we propose a baseband noise-canceling receiver architecture to increase in-band linearity. Key feature of the architecture is that all active circuits are in baseband, including the LNTA. The receiver targets high IF bandwidths, enabled by a TIA composed of an OpAmp using only inverters. The receiver is fabricated in 22nm FDSOI CMOS. Measured results show an in-band IIP3 of > 9dBm for an IF bandwidth of 175MHz with sub-5dB NF across 1-6GHz LO. ",

keywords = "Base-station, in-band linearity, noise canceling, wide band IF, inverters-only OpAmp, TIA, LNTA, IIP3",

author = "Bhat, \{Anoop Narayan\} and \{van der Zee\}, \{Ronan A.R.\} and Salvatore Finocchiaro and Francesco Dantoni and Bram Nauta",

year = "2019",

month = jun,

day = "3",

doi = "10.1109/RFIC.2019.8701843",

language = "English",

pages = "155--158",

booktitle = "IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019",

publisher = "IEEE",

address = "United States",

note = "IEEE Radio Frequency Integrated Circuits Symposium 2019, RFIC 2019 ; Conference date: 02-06-2019 Through 04-06-2019",

}

Bhat, AN, van der Zee, RAR, Finocchiaro, S, Dantoni, F & Nauta, B 2019, A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp. in IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019., 8701843, IEEE, Boston, Massachusetst, US, pp. 155-158, IEEE Radio Frequency Integrated Circuits Symposium 2019, Boston, Massachusetts, United States, 2/06/19. https://doi.org/10.1109/RFIC.2019.8701843

A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp. / Bhat, Anoop Narayan; van der Zee, Ronan A.R.; Finocchiaro, Salvatore et al.
IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019. Boston, Massachusetst, US: IEEE, 2019. p. 155-158 8701843.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp

AU - Bhat, Anoop Narayan

AU - van der Zee, Ronan A.R.

AU - Finocchiaro, Salvatore

AU - Dantoni, Francesco

AU - Nauta, Bram

PY - 2019/6/3

Y1 - 2019/6/3

N2 - Abstract—In this paper we propose a baseband noise-canceling receiver architecture to increase in-band linearity. Key feature of the architecture is that all active circuits are in baseband, including the LNTA. The receiver targets high IF bandwidths, enabled by a TIA composed of an OpAmp using only inverters. The receiver is fabricated in 22nm FDSOI CMOS. Measured results show an in-band IIP3 of > 9dBm for an IF bandwidth of 175MHz with sub-5dB NF across 1-6GHz LO.

AB - Abstract—In this paper we propose a baseband noise-canceling receiver architecture to increase in-band linearity. Key feature of the architecture is that all active circuits are in baseband, including the LNTA. The receiver targets high IF bandwidths, enabled by a TIA composed of an OpAmp using only inverters. The receiver is fabricated in 22nm FDSOI CMOS. Measured results show an in-band IIP3 of > 9dBm for an IF bandwidth of 175MHz with sub-5dB NF across 1-6GHz LO.

KW - Base-station

KW - in-band linearity

KW - noise canceling

KW - wide band IF

KW - inverters-only OpAmp

KW - TIA

KW - LNTA

KW - IIP3

UR - https://ieeexplore.ieee.org/document/8701843

U2 - 10.1109/RFIC.2019.8701843

DO - 10.1109/RFIC.2019.8701843

M3 - Conference contribution

SP - 155

EP - 158

BT - IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019

PB - IEEE

CY - Boston, Massachusetst, US

T2 - IEEE Radio Frequency Integrated Circuits Symposium 2019

Y2 - 2 June 2019 through 4 June 2019

ER -

Bhat AN, van der Zee RAR, Finocchiaro S, Dantoni F, Nauta B. A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp. In IEEE Radio Frequency Integrated Circuits Symposium, Boston, Massachusetts 2019. Boston, Massachusetst, US: IEEE. 2019. p. 155-158. 8701843 doi: 10.1109/RFIC.2019.8701843

A Baseband-Matching-Resistor Noise-Canceling Receiver Architecture to Increase In-Band Linearity Achieving 175MHz TIA Bandwidth with a 3-Stage Inverter-Only OpAmp

Abstract

Conference

Keywords

Access to Document

Other files and links

Fingerprint

A 22-nm FDSOI CMOS Low Noise active balun achieving < -44-dBc HD3 up to 1.5-V p-p output swing over 0.01-5.4-GHz for direct RF sampling applications

Cite this