A CMOS four-quadrant analog current multiplier

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    19 Citations (Scopus)
    212 Downloads (Pure)

    Abstract

    A CMOS four-quadrant analog current multiplier is described. The circuit is based on the square-law characteristic of an MOS transistor and is insensitive to temperature and process variations. The circuit is insensitive to the body effect so it is not necessary to place transistors in individual wells. The multiplier has a large -3-dB bandwidth (50 MHz with 10-¿m transistors) and an approximately constant input impedance. The circuit was realized on a CMOS semicustom array. Measurements have shown that the nonlinearity is less than 1% at the maximum input current range and less than 0.2% when the input range is restricted to 50% of the maximum
    Original languageUndefined
    Title of host publicationISCAS-Conference
    Place of PublicationSingapore
    PublisherIEEE
    Pages2244-2247
    Number of pages4
    DOIs
    Publication statusPublished - 11 Jun 1991
    EventIEEE International Symposium on Circuits and Systems, ISCAS 1991 - Singapore, Singapore
    Duration: 11 Jun 199114 Jun 1991

    Publication series

    Name
    PublisherIEEE
    Volume4

    Conference

    ConferenceIEEE International Symposium on Circuits and Systems, ISCAS 1991
    Abbreviated titleISCAS
    CountrySingapore
    CitySingapore
    Period11/06/9114/06/91

    Keywords

    • METIS-113941
    • IR-17056

    Cite this