A high-Tc 4-bit periodic threshold analog-to-digital converter

Gerrit J. Gerritsma; Martin A.J. Verhoeven; Remco J. Wiegerink; Horst Rogalla

doi:10.1109/77.621946

A high-Tc 4-bit periodic threshold analog-to-digital converter

Gerrit J. Gerritsma, Martin A.J. Verhoeven, Remco J. Wiegerink, Horst Rogalla

Faculty of Science and Technology

Research output: Contribution to journal › Conference article › Academic › peer-review

7 Citations (Scopus)

174 Downloads (Pure)

Abstract

Using ramp-type Josephson junctions a 4-bit periodic threshold ADC has been designed, fabricated and tested. Practical design constraints will be discussed in terms of noise immunity, flux flow, available technology, switching speed etc. In a period of four years we fabricated about 100 chips in order to bring the technology to an acceptable level and to test various designs and circuit layouts. This resulted in a basic comparator that is rather insensitive to the stray field generated by the analog input signal or variations in mask alignment during fabrication. The input signal is fed into the comparators using a resistive divider network. Full functionality at low frequencies has been demonstrated

Original language	English
Pages (from-to)	2987-2990
Number of pages	4
Journal	IEEE transactions on applied superconductivity
Volume	7
Issue number	2
DOIs	https://doi.org/10.1109/77.621946
Publication status	Published - 1997
Event	1996 Applied Superconductivity Conference, ASC 1996 - David L. Lawrence Convention Center, Pittsburgh, United States Duration: 25 Aug 1996 → 30 Aug 1996

Access to Document

10.1109/77.621946

Gerritsma1997highFinal published version, 894 KB

Cite this

@article{61946d9ffc13483fb03a0621e5e2e967,

title = "A high-Tc 4-bit periodic threshold analog-to-digital converter",

abstract = "Using ramp-type Josephson junctions a 4-bit periodic threshold ADC has been designed, fabricated and tested. Practical design constraints will be discussed in terms of noise immunity, flux flow, available technology, switching speed etc. In a period of four years we fabricated about 100 chips in order to bring the technology to an acceptable level and to test various designs and circuit layouts. This resulted in a basic comparator that is rather insensitive to the stray field generated by the analog input signal or variations in mask alignment during fabrication. The input signal is fed into the comparators using a resistive divider network. Full functionality at low frequencies has been demonstrated",

author = "Gerritsma, {Gerrit J.} and Verhoeven, {Martin A.J.} and Wiegerink, {Remco J.} and Horst Rogalla",

year = "1997",

doi = "10.1109/77.621946",

language = "English",

volume = "7",

pages = "2987--2990",

journal = "IEEE transactions on applied superconductivity",

issn = "1051-8223",

publisher = "IEEE",

number = "2",

note = "1996 Applied Superconductivity Conference, ASC 1996, ASC ; Conference date: 25-08-1996 Through 30-08-1996",

}

TY - JOUR

T1 - A high-Tc 4-bit periodic threshold analog-to-digital converter

AU - Gerritsma, Gerrit J.

AU - Verhoeven, Martin A.J.

AU - Wiegerink, Remco J.

AU - Rogalla, Horst

PY - 1997

Y1 - 1997

N2 - Using ramp-type Josephson junctions a 4-bit periodic threshold ADC has been designed, fabricated and tested. Practical design constraints will be discussed in terms of noise immunity, flux flow, available technology, switching speed etc. In a period of four years we fabricated about 100 chips in order to bring the technology to an acceptable level and to test various designs and circuit layouts. This resulted in a basic comparator that is rather insensitive to the stray field generated by the analog input signal or variations in mask alignment during fabrication. The input signal is fed into the comparators using a resistive divider network. Full functionality at low frequencies has been demonstrated

AB - Using ramp-type Josephson junctions a 4-bit periodic threshold ADC has been designed, fabricated and tested. Practical design constraints will be discussed in terms of noise immunity, flux flow, available technology, switching speed etc. In a period of four years we fabricated about 100 chips in order to bring the technology to an acceptable level and to test various designs and circuit layouts. This resulted in a basic comparator that is rather insensitive to the stray field generated by the analog input signal or variations in mask alignment during fabrication. The input signal is fed into the comparators using a resistive divider network. Full functionality at low frequencies has been demonstrated

U2 - 10.1109/77.621946

DO - 10.1109/77.621946

M3 - Conference article

SN - 1051-8223

VL - 7

SP - 2987

EP - 2990

JO - IEEE transactions on applied superconductivity

JF - IEEE transactions on applied superconductivity

IS - 2

T2 - 1996 Applied Superconductivity Conference, ASC 1996

Y2 - 25 August 1996 through 30 August 1996

ER -

A high-Tc 4-bit periodic threshold analog-to-digital converter

Abstract

Access to Document

Fingerprint

Cite this