A High-Voltage Level Tolerant Transistor Circuit

Anne J. Annema (Inventor), Godefridus J.G.M. Geelen (Inventor)

Research output: Patent


A high-voltage level tolerant transistor circuit, comprising a plurality of cascoded transistors, including a first transistor (T1) operatively connected to a high-voltage level node (3) and a second transistor (T2) operatively connected to a low-voltage level node (2). The first transistor (T1) connects to a biasing circuit (8), such as a voltage level shifter, providing a variable biasing level (V1) relative to a voltage level (VH) at the high-voltage level node (3).
Original languageEnglish
Patent numberEP1099306
Priority date16/05/01
Publication statusPublished - 16 May 2001


Dive into the research topics of 'A High-Voltage Level Tolerant Transistor Circuit'. Together they form a unique fingerprint.

Cite this