A High-Voltage Level Tolerant Transistor Circuit

Anne J. Annema; Godefridus J.G.M. Geelen

A High-Voltage Level Tolerant Transistor Circuit

Anne J. Annema (Inventor), Godefridus J.G.M. Geelen (Inventor)

University of Twente

Research output: Patent

Abstract

A high-voltage level tolerant transistor circuit, comprising a plurality of cascoded transistors, including a first transistor (T1) operatively connected to a high-voltage level node (3) and a second transistor (T2) operatively connected to a low-voltage level node (2). The first transistor (T1) connects to a biasing circuit (8), such as a voltage level shifter, providing a variable biasing level (V1) relative to a voltage level (VH) at the high-voltage level node (3).

Original language	English
Patent number	EP1099306
Priority date	16/05/01
Publication status	Published - 16 May 2001

Access to Document

https://worldwide.espacenet.com/patent/search/family/008240205/publication/EP1099306A1?q=EP1099306A1&called_by=epo.org

Fingerprint Dive into the research topics of 'A High-Voltage Level Tolerant Transistor Circuit'. Together they form a unique fingerprint.

Cite this

@misc{bc0ddaeb60354bcea363362ae95481b0,

title = "A High-Voltage Level Tolerant Transistor Circuit",

abstract = "A high-voltage level tolerant transistor circuit, comprising a plurality of cascoded transistors, including a first transistor (T1) operatively connected to a high-voltage level node (3) and a second transistor (T2) operatively connected to a low-voltage level node (2). The first transistor (T1) connects to a biasing circuit (8), such as a voltage level shifter, providing a variable biasing level (V1) relative to a voltage level (VH) at the high-voltage level node (3).",

author = "Annema, {Anne J.} and Geelen, {Godefridus J.G.M.}",

year = "2001",

month = may,

day = "16",

language = "English",

type = "Patent",

note = "EP1099306",

}

TY - PAT

T1 - A High-Voltage Level Tolerant Transistor Circuit

AU - Annema, Anne J.

AU - Geelen, Godefridus J.G.M.

PY - 2001/5/16

Y1 - 2001/5/16

N2 - A high-voltage level tolerant transistor circuit, comprising a plurality of cascoded transistors, including a first transistor (T1) operatively connected to a high-voltage level node (3) and a second transistor (T2) operatively connected to a low-voltage level node (2). The first transistor (T1) connects to a biasing circuit (8), such as a voltage level shifter, providing a variable biasing level (V1) relative to a voltage level (VH) at the high-voltage level node (3).

AB - A high-voltage level tolerant transistor circuit, comprising a plurality of cascoded transistors, including a first transistor (T1) operatively connected to a high-voltage level node (3) and a second transistor (T2) operatively connected to a low-voltage level node (2). The first transistor (T1) connects to a biasing circuit (8), such as a voltage level shifter, providing a variable biasing level (V1) relative to a voltage level (VH) at the high-voltage level node (3).

M3 - Patent

M1 - EP1099306

ER -