A Low Noise Sub-Sampling PLL in Which Divider Noise Is Eliminated and PD/CP Noise Is not multiplied by N2

X. Gao, Eric A.M. Klumperink, Mounhir Bohsali, Bram Nauta

    Research output: Contribution to journalArticleAcademicpeer-review

    142 Citations (Scopus)
    935 Downloads (Pure)

    Abstract

    Abstract—This paper presents a 2.2-GHz low jitter sub-sampling based PLL. It uses a phase-detector/charge-pump (PD/CP)that sub-samples the VCO output with the reference clock. In contrast to what happens in a classical PLL, the PD/CP noise is not multiplied by N2 in this sub-sampling PLL, resulting in a low noise contribution from the PD/CP. Moreover, no frequency divider is needed in the locked state and hence divider noise and power can be eliminated. An added frequency locked loop guarantees correct frequency locking without degenerating jitter performance when in lock. The PLL is implemented in a standard 0.18- m CMOS process. It consumes 4.2 mA from a 1.8 V supply and occupies an active area of 0.4 X 0.45 mm蚠.With a frequency division ratio of 40, the in-band phase noise at 200 kHz offset is measured to be -126 dBc/Hz. The rms PLL output jitter integrated from 10 kHz to 40 MHz is 0.15 ps.
    Original languageEnglish
    Pages (from-to)3253-3263
    Number of pages11
    JournalIEEE journal of solid-state circuits
    Volume44
    Issue number12
    DOIs
    Publication statusPublished - 15 Dec 2009

    Keywords

    • EWI-17308
    • IR-69683
    • METIS-264499

    Fingerprint Dive into the research topics of 'A Low Noise Sub-Sampling PLL in Which Divider Noise Is Eliminated and PD/CP Noise Is not multiplied by N<sup>2</sup>'. Together they form a unique fingerprint.

  • Cite this