A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier

Daniel Schinkel; E. Mensink; Eric A.M. Klumperink; Adrianus Johannes Maria van Tuijl; Bram Nauta

A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier

Daniel Schinkel
, E. Mensink
, Eric A.M. Klumperink
, Adrianus Johannes Maria van Tuijl
, Bram Nauta

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

3650 Downloads (Pure)

Abstract

Abstract— A latch-type voltage sense amplifier in 90nm CMOS is designed with a separated input and cross-coupled stage. This separation enables fast operation over a wide common-mode and supply voltage range. With a one-sigma offset of 8mV, the circuit consumes 92fJ/decision at 1.2V supply. It has an input equivalent noise of 1.5mV and requires only 18ps setup plus hold time.

Original language	Undefined
Title of host publication	Annual Workshop on Circuits, Systems and Signal Processing (ProRISC)
Place of Publication	Utrecht
Publisher	STW
Pages	89-94
Number of pages	6
ISBN (Print)	978-90-73461-49-9
Publication status	Published - 29 Nov 2007
Event	18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007 - Veldhoven, Netherlands Duration: 29 Nov 2007 → 30 Nov 2007 Conference number: 18

Publication series

Name
Publisher	Technology Foundation STW
Number	7

Conference

Conference	18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007
Country/Territory	Netherlands
City	Veldhoven
Period	29/11/07 → 30/11/07

Keywords

IR-62159
METIS-246007
EWI-11887

Access to Document

Schinkel_Prorisc_2007

http://eprints.eemcs.utwente.nl/secure2/11887/01/Schinkel_Prorisc_2007.pdf

Cite this

@inproceedings{566108332c5c4160bc11b1bdd962583a,

title = "A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier",

abstract = "Abstract— A latch-type voltage sense amplifier in 90nm CMOS is designed with a separated input and cross-coupled stage. This separation enables fast operation over a wide common-mode and supply voltage range. With a one-sigma offset of 8mV, the circuit consumes 92fJ/decision at 1.2V supply. It has an input equivalent noise of 1.5mV and requires only 18ps setup plus hold time.",

keywords = "IR-62159, METIS-246007, EWI-11887",

author = "Daniel Schinkel and E. Mensink and Klumperink, \{Eric A.M.\} and \{van Tuijl\}, \{Adrianus Johannes Maria\} and Bram Nauta",

year = "2007",

month = nov,

day = "29",

language = "Undefined",

isbn = "978-90-73461-49-9",

publisher = "STW",

number = "7",

pages = "89--94",

booktitle = "Annual Workshop on Circuits, Systems and Signal Processing (ProRISC)",

note = "18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007 ; Conference date: 29-11-2007 Through 30-11-2007",

}

Schinkel, D, Mensink, E, Klumperink, EAM, van Tuijl, AJM & Nauta, B 2007, A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier. in Annual Workshop on Circuits, Systems and Signal Processing (ProRISC). STW, Utrecht, pp. 89-94, 18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007, Veldhoven, Netherlands, 29/11/07. <http://eprints.eemcs.utwente.nl/secure2/11887/01/Schinkel_Prorisc_2007.pdf>

TY - GEN

T1 - A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier

AU - Schinkel, Daniel

AU - Mensink, E.

AU - Klumperink, Eric A.M.

AU - van Tuijl, Adrianus Johannes Maria

AU - Nauta, Bram

N1 - Conference code: 18

PY - 2007/11/29

Y1 - 2007/11/29

N2 - Abstract— A latch-type voltage sense amplifier in 90nm CMOS is designed with a separated input and cross-coupled stage. This separation enables fast operation over a wide common-mode and supply voltage range. With a one-sigma offset of 8mV, the circuit consumes 92fJ/decision at 1.2V supply. It has an input equivalent noise of 1.5mV and requires only 18ps setup plus hold time.

AB - Abstract— A latch-type voltage sense amplifier in 90nm CMOS is designed with a separated input and cross-coupled stage. This separation enables fast operation over a wide common-mode and supply voltage range. With a one-sigma offset of 8mV, the circuit consumes 92fJ/decision at 1.2V supply. It has an input equivalent noise of 1.5mV and requires only 18ps setup plus hold time.

KW - IR-62159

KW - METIS-246007

KW - EWI-11887

M3 - Conference contribution

SN - 978-90-73461-49-9

SP - 89

EP - 94

BT - Annual Workshop on Circuits, Systems and Signal Processing (ProRISC)

PB - STW

CY - Utrecht

T2 - 18th Annual Workshop on Circuits, Systems and Signal Processing, ProRISC 2007

Y2 - 29 November 2007 through 30 November 2007

ER -