A LUT-Based Approximate Adder

Andreas Becher, Jorge Echavarria, Daniel Ziener, Stefan Wildermann, Jürgen Teich

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    7 Citations (Scopus)
    1 Downloads (Pure)

    Abstract

    In this paper, we propose a novel approximate adder structure for LUT-based FPGA technology. Compared with a full featured accurate carry-ripple adder, the longest path is significantly shortened which enables the clocking with an increased clock frequency. By using the proposed adder structure, the throughput of an FPGA-based implementation can be significantly increased. On the other hand, the resulting average error can be reduced compared to similar approaches for ASIC implementations.

    Original languageEnglish
    Title of host publication24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)
    Place of PublicationPiscataway, NJ
    PublisherIEEE
    Pages27
    Number of pages1
    ISBN (Electronic)978-1-5090-2356-1
    ISBN (Print)978-1-5090-2357-8
    DOIs
    Publication statusPublished - 16 Aug 2016
    Event24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016 - Washington, United States
    Duration: 1 May 20163 May 2016
    Conference number: 24
    http://www.fccm.org/2016/

    Conference

    Conference24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016
    Abbreviated titleFCCM
    CountryUnited States
    CityWashington
    Period1/05/163/05/16
    Internet address

    Fingerprint

    Adders
    Field programmable gate arrays (FPGA)
    Application specific integrated circuits
    Clocks
    Throughput

    Keywords

    • Adders
    • Approximate Computing
    • FPGAs
    • Low Power
    • LUTs

    Cite this

    Becher, A., Echavarria, J., Ziener, D., Wildermann, S., & Teich, J. (2016). A LUT-Based Approximate Adder. In 24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 27). [7544739] Piscataway, NJ: IEEE. https://doi.org/10.1109/FCCM.2016.16
    Becher, Andreas ; Echavarria, Jorge ; Ziener, Daniel ; Wildermann, Stefan ; Teich, Jürgen. / A LUT-Based Approximate Adder. 24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). Piscataway, NJ : IEEE, 2016. pp. 27
    @inproceedings{1d925a6d7d764dd2ba79417fb0473ac4,
    title = "A LUT-Based Approximate Adder",
    abstract = "In this paper, we propose a novel approximate adder structure for LUT-based FPGA technology. Compared with a full featured accurate carry-ripple adder, the longest path is significantly shortened which enables the clocking with an increased clock frequency. By using the proposed adder structure, the throughput of an FPGA-based implementation can be significantly increased. On the other hand, the resulting average error can be reduced compared to similar approaches for ASIC implementations.",
    keywords = "Adders, Approximate Computing, FPGAs, Low Power, LUTs",
    author = "Andreas Becher and Jorge Echavarria and Daniel Ziener and Stefan Wildermann and J{\"u}rgen Teich",
    year = "2016",
    month = "8",
    day = "16",
    doi = "10.1109/FCCM.2016.16",
    language = "English",
    isbn = "978-1-5090-2357-8",
    pages = "27",
    booktitle = "24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)",
    publisher = "IEEE",
    address = "United States",

    }

    Becher, A, Echavarria, J, Ziener, D, Wildermann, S & Teich, J 2016, A LUT-Based Approximate Adder. in 24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)., 7544739, IEEE, Piscataway, NJ, pp. 27, 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016, Washington, United States, 1/05/16. https://doi.org/10.1109/FCCM.2016.16

    A LUT-Based Approximate Adder. / Becher, Andreas; Echavarria, Jorge; Ziener, Daniel; Wildermann, Stefan; Teich, Jürgen.

    24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). Piscataway, NJ : IEEE, 2016. p. 27 7544739.

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    TY - GEN

    T1 - A LUT-Based Approximate Adder

    AU - Becher, Andreas

    AU - Echavarria, Jorge

    AU - Ziener, Daniel

    AU - Wildermann, Stefan

    AU - Teich, Jürgen

    PY - 2016/8/16

    Y1 - 2016/8/16

    N2 - In this paper, we propose a novel approximate adder structure for LUT-based FPGA technology. Compared with a full featured accurate carry-ripple adder, the longest path is significantly shortened which enables the clocking with an increased clock frequency. By using the proposed adder structure, the throughput of an FPGA-based implementation can be significantly increased. On the other hand, the resulting average error can be reduced compared to similar approaches for ASIC implementations.

    AB - In this paper, we propose a novel approximate adder structure for LUT-based FPGA technology. Compared with a full featured accurate carry-ripple adder, the longest path is significantly shortened which enables the clocking with an increased clock frequency. By using the proposed adder structure, the throughput of an FPGA-based implementation can be significantly increased. On the other hand, the resulting average error can be reduced compared to similar approaches for ASIC implementations.

    KW - Adders

    KW - Approximate Computing

    KW - FPGAs

    KW - Low Power

    KW - LUTs

    UR - http://www.scopus.com/inward/record.url?scp=84987629378&partnerID=8YFLogxK

    U2 - 10.1109/FCCM.2016.16

    DO - 10.1109/FCCM.2016.16

    M3 - Conference contribution

    SN - 978-1-5090-2357-8

    SP - 27

    BT - 24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)

    PB - IEEE

    CY - Piscataway, NJ

    ER -

    Becher A, Echavarria J, Ziener D, Wildermann S, Teich J. A LUT-Based Approximate Adder. In 24th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). Piscataway, NJ: IEEE. 2016. p. 27. 7544739 https://doi.org/10.1109/FCCM.2016.16