A Netlist Analysis Approach to Classify FPGA Configuration Bits in order to Optimize Scrubbing

Bernhard Schmidt, Daniel Ziener, Jürgen Teich

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Original languageEnglish
Title of host publicationProceedings of the 8th HiPEAC Workshop on Reconfigurable Computing (WRC)
Number of pages1
Publication statusPublished - 2014
Externally publishedYes
Event8th HiPEAC Workshop on Reconfigurable Computing (WRC) 2014 - Vienna, Austria
Duration: 21 Jan 201421 Jan 2014

Workshop

Workshop8th HiPEAC Workshop on Reconfigurable Computing (WRC) 2014
Abbreviated titleWRC 2014
CountryAustria
CityVienna
Period21/01/1421/01/14

Cite this