Abstract
The dependability of highly dependable systems relies on the reliability of its components and interconnections. One of the most challenging faults that threatens the reliability of interconnections in a system are intermittent resistive faults (IRFs). They may occur randomly in time, duration and amplitude in every interconnection. The occurrence rate can vary from a few nanoseconds to months. As a result, evoking and detecting such faults is a major challenge. In this paper, IRF detection at the chip level has been tackled by utilising a fully digital insitu IRF monitor. This paper introduces a new algorithm for inserting IRF monitors in a design. The goal of this algorithm is to minimise the number of IRF monitors while providing a high fault coverage for IRFs. The algorithm has been validated using software-based fault injection. The simulation results show that the proposed algorithm improves the IRF coverage at the chip level at the cost of a small area and power-consumption overhead.
| Original language | English |
|---|---|
| Title of host publication | 2020 IEEE European Test Symposium, ETS 2020 |
| Publisher | IEEE |
| ISBN (Electronic) | 9781728143125 |
| DOIs | |
| Publication status | Published - May 2020 |
| Event | 25th IEEE European Test Symposium, ETS 2020 - Virtual Event, Tallinn, Estonia Duration: 25 May 2020 → 29 May 2020 Conference number: 25 |
Publication series
| Name | Proceedings of the European Test Workshop |
|---|---|
| Volume | 2020-May |
| ISSN (Print) | 1530-1877 |
| ISSN (Electronic) | 1558-1780 |
Conference
| Conference | 25th IEEE European Test Symposium, ETS 2020 |
|---|---|
| Abbreviated title | ETS 2020 |
| Country/Territory | Estonia |
| City | Tallinn |
| Period | 25/05/20 → 29/05/20 |
Keywords
- Chip-level and board-level fault detection
- Intermittent Fault Detection
- Intermittent Resistive Faults
- No Faults Found
- Reliability
- n/a OA procedure