Abstract
This paper discusses radiation tests on complex System-on-Chip (SoC) controllers using Low-Energy Protons (LEPs). The aim of this novel set of guidelines is to be also applicable to System In Package (SIP) or hybrid components that are now often used to overcome printed circuit board's real estate restrictions in Hi-Rel electronics. Despite the growing success of microcontrollers SoC in HiRel applications, general and standardized methods for Single Event Effects (SEE) testing of complex SoCs have not been widely established. This paper will propose a general methodology, structured in a modular test sequence for test definition, coding, validation and setup, with suggestions relevant also for FPGA tests and potentially for system-level characterization of miniaturized assemblies. It will be illustrated by the relevant example of a microcontroller solution including lockstep options. Our methodology proposes using a first step with LEPs for irradiation, and this paper compares this approach with current techniques and standards, showing how proton testing is becoming increasingly interesting, especially for ultra-deep submicron processes in proton dominated environments like thin-shielded Low Earth Orbit (LEO) missions or aircraft avionics. The proposed method can be used for testing a wide variety of SoCs, providing a good trade-off between a rigorous and expensive space qualification process and the usage of an untested COTS or non fault tolerant IPs with unpredictable failure modes. LEP tests have a high risk of misinterpretation, and a correct guideline is paramount to exploit their value.
Original language | English |
---|---|
Title of host publication | 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2016 |
DOIs | |
Publication status | Published - 2016 |
Externally published | Yes |
Event | 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2016 - University of Connecticut, Storrs, United States Duration: 19 Sept 2016 → 20 Sept 2016 |
Conference
Conference | 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2016 |
---|---|
Abbreviated title | DFT |
Country/Territory | United States |
City | Storrs |
Period | 19/09/16 → 20/09/16 |