A single-bit and double-adjacent error correcting parallel decoder for multiple-bit error correcting BCH codes

K. Namba, S. Pontarelli, M. Ottavi, F. Lombardi

Research output: Contribution to journalArticleAcademicpeer-review

12 Citations (Scopus)

Abstract

This paper presents a novel high-speed BCH decoder that corrects double-adjacent and single-bit errors in parallel and serially corrects multiple-bit errors other than double-adjacent errors. Its operation is based on extending an existing parallel BCH decoder that can only correct single-bit errors and serially corrects double-adjacent errors at low speed. The proposed decoder is constructed by a novel design and is suitable for nanoscale memory systems, in which multiple-bit errors occur at a probability comparable to single-bit errors and double-adjacent errors occur at a higher probability (nearly two orders of magnitude) than other multiple-bit errors. Extensive simulation results are reported. Compared with the existing scheme, the area and delay time of the proposed decoder are on average 11% and 6% higher, but its power consumption is reduced by 9% on average. This paper also shows that the area, delay, and power overheads incurred by the proposed scheme are significantly lower than traditional fully parallelized BCH decoders capable of correcting any double-bit errors in parallel.
Original languageEnglish
Pages (from-to)664-671
JournalIEEE transactions on device and materials reliability
Volume14
Issue number2
DOIs
Publication statusPublished - 2014
Externally publishedYes

Fingerprint

Dive into the research topics of 'A single-bit and double-adjacent error correcting parallel decoder for multiple-bit error correcting BCH codes'. Together they form a unique fingerprint.

Cite this