A Switched Capacitor Digital SineWave Mixer for Software Defined Radio

Labrinus van Manen, Eric A.M. Klumperink, Koen Cornelissens, Marc Borremans, Bram Nauta

Research output: Contribution to journalArticleAcademicpeer-review

44 Downloads (Pure)

Abstract

This paper proposes a discrete-time mixer: the sampled RF input is multiplied by digital sinewave-LO samples. The multiplication is implemented by charge sharing between a unary weighted sampling capacitor and an output capacitor. Spurious responses as low as -56dBc are achieved due to the good linearity and matching properties of capacitors. Four 5GS/s time-interleaved samplers are implemented to cover the entire RF range from 0.1GHz to 4.9GHz, while simultaneously providing 50Ω impedance matching. Any radio channel narrower than 20MHz in this RF range can be received at a fixed 20GS/s sample rate. The worst case spurious response, caused by time-errors in the interleaving clock phases, is at -36dBc (uncalibrated). Other measured parameters, of the 28nm CMOS IC occupying an active area of 0.45mm², over the RF band from 1.1 to 4.9GHz are: NF=14dB-16dB (single-side band), IIP3>+12dBm, P1dB>+2dBm, and P=135mW at a fixed RF sample rate of 20GS/s.
Original languageEnglish
Pages (from-to)13-16
Number of pages4
JournalIEEE Solid State Circuits Letters
Volume2
Issue number2
DOIs
Publication statusPublished - 3 May 2019

Fingerprint

Mixer circuits
Capacitors
Clocks
Sampling

Keywords

  • Mixers
  • Radio frequency
  • Table lookup
  • Capacitors
  • Clocks
  • Switches
  • Frequency modulation

Cite this

van Manen, Labrinus ; Klumperink, Eric A.M. ; Cornelissens, Koen ; Borremans, Marc ; Nauta, Bram . / A Switched Capacitor Digital SineWave Mixer for Software Defined Radio. In: IEEE Solid State Circuits Letters. 2019 ; Vol. 2, No. 2. pp. 13-16.
@article{bb35b89515514d8f85597a6699116705,
title = "A Switched Capacitor Digital SineWave Mixer for Software Defined Radio",
abstract = "This paper proposes a discrete-time mixer: the sampled RF input is multiplied by digital sinewave-LO samples. The multiplication is implemented by charge sharing between a unary weighted sampling capacitor and an output capacitor. Spurious responses as low as -56dBc are achieved due to the good linearity and matching properties of capacitors. Four 5GS/s time-interleaved samplers are implemented to cover the entire RF range from 0.1GHz to 4.9GHz, while simultaneously providing 50Ω impedance matching. Any radio channel narrower than 20MHz in this RF range can be received at a fixed 20GS/s sample rate. The worst case spurious response, caused by time-errors in the interleaving clock phases, is at -36dBc (uncalibrated). Other measured parameters, of the 28nm CMOS IC occupying an active area of 0.45mm², over the RF band from 1.1 to 4.9GHz are: NF=14dB-16dB (single-side band), IIP3>+12dBm, P1dB>+2dBm, and P=135mW at a fixed RF sample rate of 20GS/s.",
keywords = "Mixers, Radio frequency, Table lookup, Capacitors, Clocks, Switches, Frequency modulation",
author = "{van Manen}, Labrinus and Klumperink, {Eric A.M.} and Koen Cornelissens and Marc Borremans and Bram Nauta",
year = "2019",
month = "5",
day = "3",
doi = "10.1109/LSSC.2019.2914859",
language = "English",
volume = "2",
pages = "13--16",
journal = "IEEE Solid State Circuits Letters",
issn = "2573-9603",
publisher = "IEEE",
number = "2",

}

A Switched Capacitor Digital SineWave Mixer for Software Defined Radio. / van Manen, Labrinus ; Klumperink, Eric A.M.; Cornelissens, Koen; Borremans, Marc; Nauta, Bram .

In: IEEE Solid State Circuits Letters, Vol. 2, No. 2, 03.05.2019, p. 13-16.

Research output: Contribution to journalArticleAcademicpeer-review

TY - JOUR

T1 - A Switched Capacitor Digital SineWave Mixer for Software Defined Radio

AU - van Manen, Labrinus

AU - Klumperink, Eric A.M.

AU - Cornelissens, Koen

AU - Borremans, Marc

AU - Nauta, Bram

PY - 2019/5/3

Y1 - 2019/5/3

N2 - This paper proposes a discrete-time mixer: the sampled RF input is multiplied by digital sinewave-LO samples. The multiplication is implemented by charge sharing between a unary weighted sampling capacitor and an output capacitor. Spurious responses as low as -56dBc are achieved due to the good linearity and matching properties of capacitors. Four 5GS/s time-interleaved samplers are implemented to cover the entire RF range from 0.1GHz to 4.9GHz, while simultaneously providing 50Ω impedance matching. Any radio channel narrower than 20MHz in this RF range can be received at a fixed 20GS/s sample rate. The worst case spurious response, caused by time-errors in the interleaving clock phases, is at -36dBc (uncalibrated). Other measured parameters, of the 28nm CMOS IC occupying an active area of 0.45mm², over the RF band from 1.1 to 4.9GHz are: NF=14dB-16dB (single-side band), IIP3>+12dBm, P1dB>+2dBm, and P=135mW at a fixed RF sample rate of 20GS/s.

AB - This paper proposes a discrete-time mixer: the sampled RF input is multiplied by digital sinewave-LO samples. The multiplication is implemented by charge sharing between a unary weighted sampling capacitor and an output capacitor. Spurious responses as low as -56dBc are achieved due to the good linearity and matching properties of capacitors. Four 5GS/s time-interleaved samplers are implemented to cover the entire RF range from 0.1GHz to 4.9GHz, while simultaneously providing 50Ω impedance matching. Any radio channel narrower than 20MHz in this RF range can be received at a fixed 20GS/s sample rate. The worst case spurious response, caused by time-errors in the interleaving clock phases, is at -36dBc (uncalibrated). Other measured parameters, of the 28nm CMOS IC occupying an active area of 0.45mm², over the RF band from 1.1 to 4.9GHz are: NF=14dB-16dB (single-side band), IIP3>+12dBm, P1dB>+2dBm, and P=135mW at a fixed RF sample rate of 20GS/s.

KW - Mixers

KW - Radio frequency

KW - Table lookup

KW - Capacitors

KW - Clocks

KW - Switches

KW - Frequency modulation

U2 - 10.1109/LSSC.2019.2914859

DO - 10.1109/LSSC.2019.2914859

M3 - Article

VL - 2

SP - 13

EP - 16

JO - IEEE Solid State Circuits Letters

JF - IEEE Solid State Circuits Letters

SN - 2573-9603

IS - 2

ER -