A system-level design method for cognitive radio on a reconfigurable multi-processor architecture

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    1 Citation (Scopus)
    70 Downloads (Pure)

    Abstract

    The future trend of software defined radio (SDR) platforms moves toward reconfigurable Multiprocessor System-on−Chips (MPSoCs). However, there is a gap between the modelling of the dynamic radio applications and the optimized implementation of the application on reconfigurable multiprocessor architectures. We aim to close this gap by applying a system level design method for the modelling and implementation of the dynamic applications on an MPSoC. The state−of−the−art radio technology based on SDR, Cognitive Radio, is considered as a design case to demonstrate the effectiveness of this method.
    Original languageUndefined
    Title of host publicationIEEE International Symposium on System-on-Chip 2007
    Place of PublicationTampere, Finland
    PublisherIEEE Circuits and Systems Society
    Pages3-6
    Number of pages4
    ISBN (Print)1-4244-1368-0
    DOIs
    Publication statusPublished - 20 Nov 2007
    EventIEEE International Symposium on System-on-Chip 2007 - Tampere, Finland
    Duration: 19 Nov 200721 Nov 2007

    Publication series

    Name
    PublisherIEEE Circuits and Systems Society
    NumberFS-07-05

    Conference

    ConferenceIEEE International Symposium on System-on-Chip 2007
    Period19/11/0721/11/07
    Other19-21 Nov 2007

    Keywords

    • EWI-11410
    • METIS-245780
    • IR-64465

    Cite this