An analog front-end in standard 0.25um CMOS for silicon pixel detectors in ALICE and LHCb

R. Dinapoli; E. Cantatore; V. Cencelli; E. Heijne; P. Jarron; P. Lamanna; V. O'shea; V. Quiquempoix; D. San Segundo Bello; W. Snoeys; B. van Koningsveld; K. Wyllie; M. Campbell

An analog front-end in standard 0.25um CMOS for silicon pixel detectors in ALICE and LHCb

R. Dinapoli, E. Cantatore, V. Cencelli, E. Heijne, P. Jarron, P. Lamanna, V. O'shea, V. Quiquempoix, D. San Segundo Bello, W. Snoeys, B. van Koningsveld, K. Wyllie, M. Campbell

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

Abstract

A new front-end has been implemented on a pixel detector readout chip developed in a commercial 0.25?m CMOS technology for the ALICE and LHCb experiments. This technology proves to be radiation tolerant when special layout techniques are used, and provides sufficient density for these applications. A non-standard topology was used for the front-end, to achieve low noise and fast return to zero of the preamplifier to be immune to pile-up of subsequent input signals. The chip is a matrix of 32 columns each containing 256 readout cells. Each readout cell comprises this frontend and digital readout circuitry, and has a static power consumption of about 60 ?W. The complete readout cell will be described, but the paper will be mainly focussed on the front-end section.

Original language	Undefined
Title of host publication	Sixth Workshop on Electronics for LHC Experiments (LEB2000)
Place of Publication	Geneva, Switzerland
Publisher	CERN
Pages	110-114
Number of pages	5
ISBN (Print)	9290831723
Publication status	Published - Sep 2000
Event	Sixth Workshop on Electronics for LHC Experiments, Krakow, Poland: Proceedings of the Sixth Workshop on Electronics for LHC Experiments - Krakow, Poland Duration: 11 Sep 2001 → …

Publication series

Name
Publisher	CERN

Conference

Conference	Sixth Workshop on Electronics for LHC Experiments, Krakow, Poland
City	Krakow, Poland
Period	11/09/01 → …

Keywords

METIS-112922
EWI-14347
IR-67632

Access to Document

http://eprints.eemcs.utwente.nl/secure2/14347/01/dinapoli.pdf

Cite this

Dinapoli, R., Cantatore, E., Cencelli, V., Heijne, E., Jarron, P., Lamanna, P., O'shea, V., Quiquempoix, V., San Segundo Bello, D., Snoeys, W., van Koningsveld, B., Wyllie, K., & Campbell, M. (2000). An analog front-end in standard 0.25um CMOS for silicon pixel detectors in ALICE and LHCb. In Sixth Workshop on Electronics for LHC Experiments (LEB2000) (pp. 110-114). CERN. http://eprints.eemcs.utwente.nl/secure2/14347/01/dinapoli.pdf

@inproceedings{05cc6eab3f674683b91052c11b05d5c9,

title = "An analog front-end in standard 0.25um CMOS for silicon pixel detectors in ALICE and LHCb",

abstract = "A new front-end has been implemented on a pixel detector readout chip developed in a commercial 0.25?m CMOS technology for the ALICE and LHCb experiments. This technology proves to be radiation tolerant when special layout techniques are used, and provides sufficient density for these applications. A non-standard topology was used for the front-end, to achieve low noise and fast return to zero of the preamplifier to be immune to pile-up of subsequent input signals. The chip is a matrix of 32 columns each containing 256 readout cells. Each readout cell comprises this frontend and digital readout circuitry, and has a static power consumption of about 60 ?W. The complete readout cell will be described, but the paper will be mainly focussed on the front-end section.",

keywords = "METIS-112922, EWI-14347, IR-67632",

author = "R. Dinapoli and E. Cantatore and V. Cencelli and E. Heijne and P. Jarron and P. Lamanna and V. O'shea and V. Quiquempoix and {San Segundo Bello}, D. and W. Snoeys and {van Koningsveld}, B. and K. Wyllie and M. Campbell",

year = "2000",

month = sep,

language = "Undefined",

isbn = "9290831723",

publisher = "CERN",

pages = "110--114",

booktitle = "Sixth Workshop on Electronics for LHC Experiments (LEB2000)",

note = "null ; Conference date: 11-09-2001",

}

Dinapoli, R, Cantatore, E, Cencelli, V, Heijne, E, Jarron, P, Lamanna, P, O'shea, V, Quiquempoix, V, San Segundo Bello, D, Snoeys, W, van Koningsveld, B, Wyllie, K & Campbell, M 2000, An analog front-end in standard 0.25um CMOS for silicon pixel detectors in ALICE and LHCb. in Sixth Workshop on Electronics for LHC Experiments (LEB2000). CERN, Geneva, Switzerland, pp. 110-114, Sixth Workshop on Electronics for LHC Experiments, Krakow, Poland, Krakow, Poland, 11/09/01. <http://eprints.eemcs.utwente.nl/secure2/14347/01/dinapoli.pdf>

TY - GEN

T1 - An analog front-end in standard 0.25um CMOS for silicon pixel detectors in ALICE and LHCb

AU - Dinapoli, R.

AU - Cantatore, E.

AU - Cencelli, V.

AU - Heijne, E.

AU - Jarron, P.

AU - Lamanna, P.

AU - O'shea, V.

AU - Quiquempoix, V.

AU - San Segundo Bello, D.

AU - Snoeys, W.

AU - van Koningsveld, B.

AU - Wyllie, K.

AU - Campbell, M.

PY - 2000/9

Y1 - 2000/9

N2 - A new front-end has been implemented on a pixel detector readout chip developed in a commercial 0.25?m CMOS technology for the ALICE and LHCb experiments. This technology proves to be radiation tolerant when special layout techniques are used, and provides sufficient density for these applications. A non-standard topology was used for the front-end, to achieve low noise and fast return to zero of the preamplifier to be immune to pile-up of subsequent input signals. The chip is a matrix of 32 columns each containing 256 readout cells. Each readout cell comprises this frontend and digital readout circuitry, and has a static power consumption of about 60 ?W. The complete readout cell will be described, but the paper will be mainly focussed on the front-end section.

AB - A new front-end has been implemented on a pixel detector readout chip developed in a commercial 0.25?m CMOS technology for the ALICE and LHCb experiments. This technology proves to be radiation tolerant when special layout techniques are used, and provides sufficient density for these applications. A non-standard topology was used for the front-end, to achieve low noise and fast return to zero of the preamplifier to be immune to pile-up of subsequent input signals. The chip is a matrix of 32 columns each containing 256 readout cells. Each readout cell comprises this frontend and digital readout circuitry, and has a static power consumption of about 60 ?W. The complete readout cell will be described, but the paper will be mainly focussed on the front-end section.

KW - METIS-112922

KW - EWI-14347

KW - IR-67632

M3 - Conference contribution

SN - 9290831723

SP - 110

EP - 114

BT - Sixth Workshop on Electronics for LHC Experiments (LEB2000)

PB - CERN

CY - Geneva, Switzerland

Y2 - 11 September 2001

ER -