An automotive MP-SoC featuring an advanced embedded instrument infrastructure for high dependability

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

3 Citations (Scopus)
1 Downloads (Pure)

Abstract

In safety-critical systems, many-processor Systems-on-Chip are being increasingly employed. An example is an imminent collision detection System-on-Chip for cars. Such a system requires zero downtime and a very high reliability despite aging issues under harsh environmental conditions. By monitoring the health status of processor cores and other IPs, and taking appropriate counteractions if required, we accomplished this goal via IJTAG compatible embedded instruments. This paper shows the design of the required IJTAG network, and a number of new IJTAG-compatible embedded instruments like slack-delay, power-supply current IDDT and Intermittent Resistive Fault monitors. In addition, we discuss their numbers and optimal locations in a processor core and provide a PDL description for one of our embedded instruments. In the case of for instance a four-processor implementation, requiring only two for actual data processing, the lifetime can increase by a factor of roughly three.
Original languageEnglish
Title of host publication2017 International Test Conference in Asia (ITC-Asia)
Pages65-70
Number of pages6
ISBN (Electronic)978-1-5386-3051-8
DOIs
Publication statusPublished - 13 Sep 2017
EventInternational Test Conference in Asia 2017 - TWTC Nangang Exhibition Hall, Taipei City, Taiwan, Province of China
Duration: 13 Sep 201715 Sep 2017
http://windy.ee.nthu.edu.tw/ITC-Asia-2017/HOME.html

Conference

ConferenceInternational Test Conference in Asia 2017
Abbreviated titleITC-Asia 2017
CountryTaiwan, Province of China
CityTaipei City
Period13/09/1715/09/17
Internet address

Fingerprint

Railroad cars
Aging of materials
Health
Monitoring
System-on-chip

Keywords

  • automotive electronics
  • embedded systems
  • integrated circuit reliability
  • integrated circuit testing
  • system-on-chip
  • IJTAG-compatible embedded instruments
  • PDL description
  • advanced embedded instrument infrastructure
  • aging
  • NFF
  • Intermittent Resistive Faults
  • monitor
  • IEEE 1687 Standard
  • Temperature sensors
  • power-supply current IDDT

Cite this

@inproceedings{c421ecd696df43c9b3fe52427db8d132,
title = "An automotive MP-SoC featuring an advanced embedded instrument infrastructure for high dependability",
abstract = "In safety-critical systems, many-processor Systems-on-Chip are being increasingly employed. An example is an imminent collision detection System-on-Chip for cars. Such a system requires zero downtime and a very high reliability despite aging issues under harsh environmental conditions. By monitoring the health status of processor cores and other IPs, and taking appropriate counteractions if required, we accomplished this goal via IJTAG compatible embedded instruments. This paper shows the design of the required IJTAG network, and a number of new IJTAG-compatible embedded instruments like slack-delay, power-supply current IDDT and Intermittent Resistive Fault monitors. In addition, we discuss their numbers and optimal locations in a processor core and provide a PDL description for one of our embedded instruments. In the case of for instance a four-processor implementation, requiring only two for actual data processing, the lifetime can increase by a factor of roughly three.",
keywords = "automotive electronics, embedded systems, integrated circuit reliability, integrated circuit testing, system-on-chip, IJTAG-compatible embedded instruments, PDL description, advanced embedded instrument infrastructure, aging, NFF, Intermittent Resistive Faults, monitor, IEEE 1687 Standard, Temperature sensors, power-supply current IDDT",
author = "Kerkhoff, {Hans G.} and Ghazanfar Ali and Hassan Ebrahimi and Ibrahim, {Ahmed Mohammed Youssef}",
year = "2017",
month = "9",
day = "13",
doi = "10.1109/ITC-ASIA.2017.8097113",
language = "English",
pages = "65--70",
booktitle = "2017 International Test Conference in Asia (ITC-Asia)",

}

Kerkhoff, HG, Ali, G, Ebrahimi, H & Ibrahim, AMY 2017, An automotive MP-SoC featuring an advanced embedded instrument infrastructure for high dependability. in 2017 International Test Conference in Asia (ITC-Asia). pp. 65-70, International Test Conference in Asia 2017, Taipei City, Taiwan, Province of China, 13/09/17. https://doi.org/10.1109/ITC-ASIA.2017.8097113

An automotive MP-SoC featuring an advanced embedded instrument infrastructure for high dependability. / Kerkhoff, Hans G.; Ali, Ghazanfar ; Ebrahimi, Hassan ; Ibrahim, Ahmed Mohammed Youssef.

2017 International Test Conference in Asia (ITC-Asia). 2017. p. 65-70.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - An automotive MP-SoC featuring an advanced embedded instrument infrastructure for high dependability

AU - Kerkhoff, Hans G.

AU - Ali, Ghazanfar

AU - Ebrahimi, Hassan

AU - Ibrahim, Ahmed Mohammed Youssef

PY - 2017/9/13

Y1 - 2017/9/13

N2 - In safety-critical systems, many-processor Systems-on-Chip are being increasingly employed. An example is an imminent collision detection System-on-Chip for cars. Such a system requires zero downtime and a very high reliability despite aging issues under harsh environmental conditions. By monitoring the health status of processor cores and other IPs, and taking appropriate counteractions if required, we accomplished this goal via IJTAG compatible embedded instruments. This paper shows the design of the required IJTAG network, and a number of new IJTAG-compatible embedded instruments like slack-delay, power-supply current IDDT and Intermittent Resistive Fault monitors. In addition, we discuss their numbers and optimal locations in a processor core and provide a PDL description for one of our embedded instruments. In the case of for instance a four-processor implementation, requiring only two for actual data processing, the lifetime can increase by a factor of roughly three.

AB - In safety-critical systems, many-processor Systems-on-Chip are being increasingly employed. An example is an imminent collision detection System-on-Chip for cars. Such a system requires zero downtime and a very high reliability despite aging issues under harsh environmental conditions. By monitoring the health status of processor cores and other IPs, and taking appropriate counteractions if required, we accomplished this goal via IJTAG compatible embedded instruments. This paper shows the design of the required IJTAG network, and a number of new IJTAG-compatible embedded instruments like slack-delay, power-supply current IDDT and Intermittent Resistive Fault monitors. In addition, we discuss their numbers and optimal locations in a processor core and provide a PDL description for one of our embedded instruments. In the case of for instance a four-processor implementation, requiring only two for actual data processing, the lifetime can increase by a factor of roughly three.

KW - automotive electronics

KW - embedded systems

KW - integrated circuit reliability

KW - integrated circuit testing

KW - system-on-chip

KW - IJTAG-compatible embedded instruments

KW - PDL description

KW - advanced embedded instrument infrastructure

KW - aging

KW - NFF

KW - Intermittent Resistive Faults

KW - monitor

KW - IEEE 1687 Standard

KW - Temperature sensors

KW - power-supply current IDDT

U2 - 10.1109/ITC-ASIA.2017.8097113

DO - 10.1109/ITC-ASIA.2017.8097113

M3 - Conference contribution

SP - 65

EP - 70

BT - 2017 International Test Conference in Asia (ITC-Asia)

ER -