Analog CMOS computational circuits

Klaas Bult, Hans Wallinga

    Research output: Contribution to conferencePaper

    1 Citation (Scopus)
    25 Downloads (Pure)


    A new CMOS three transistor current squaring circuit is proposed. The versatility of the circuit is shown in three applications: an eight transistor four-quadrant current multiplier/divider circuit with a THD of less than 0.8% at an output current of 80% of the bias current, a floating input linear V-I convertor with variable transconductance and a THD of less than 0.28% at an output current of 120% of the bias current and a bandwidth of above 5 Mhz, and a four-quadrant voltage multiplier.
    Original languageEnglish
    Publication statusPublished - 1986

    Fingerprint Dive into the research topics of 'Analog CMOS computational circuits'. Together they form a unique fingerprint.

  • Cite this