Analytical approaches for performance evaluation of networks-on-chip

Abbas Eslami Kiasari, Axel Jantsch, Marco Jan Gerrit Bekooij, Alan Burns, Zhonghai Lu

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademic

67 Downloads (Pure)

Abstract

This tutorial reviews four popular mathematical formalisms – dataflow analysis, schedulability analysis, network calculus, and queueing theory – and how they have been applied to the analysis of Network-on-Chip (NoC) performance. We review the basic concepts and results of each formalism and provide examples of how they have been used in on-chip communication performance analysis. The tutorial also discusses the respective strengths and weaknesses of each formalism, their suitability for a specific purpose, and the attempts that have been made to bridge these analytical approaches. Finally, we conclude the tutorial by discussing open research issues.
Original languageUndefined
Title of host publicationProceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012
Place of PublicationNew York
PublisherAssociation for Computing Machinery (ACM)
Pages211-212
Number of pages2
ISBN (Print)978-1-4503-1424-4
DOIs
Publication statusPublished - 7 Oct 2012
EventInternational Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012 - Tampere, Finland
Duration: 7 Oct 201212 Oct 2012

Publication series

Name
PublisherACM

Conference

ConferenceInternational Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012
Abbreviated titleCASES
CountryFinland
CityTampere
Period7/10/1212/10/12

Keywords

  • EWI-22539
  • METIS-293199
  • IR-83418
  • Performance analysis of networks-on-chip

Cite this

Kiasari, A. E., Jantsch, A., Bekooij, M. J. G., Burns, A., & Lu, Z. (2012). Analytical approaches for performance evaluation of networks-on-chip. In Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012 (pp. 211-212). New York: Association for Computing Machinery (ACM). https://doi.org/10.1145/2380403.2380442
Kiasari, Abbas Eslami ; Jantsch, Axel ; Bekooij, Marco Jan Gerrit ; Burns, Alan ; Lu, Zhonghai. / Analytical approaches for performance evaluation of networks-on-chip. Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012. New York : Association for Computing Machinery (ACM), 2012. pp. 211-212
@inproceedings{aff63bd31fb54dd6b055e3ebdcdd2970,
title = "Analytical approaches for performance evaluation of networks-on-chip",
abstract = "This tutorial reviews four popular mathematical formalisms – dataflow analysis, schedulability analysis, network calculus, and queueing theory – and how they have been applied to the analysis of Network-on-Chip (NoC) performance. We review the basic concepts and results of each formalism and provide examples of how they have been used in on-chip communication performance analysis. The tutorial also discusses the respective strengths and weaknesses of each formalism, their suitability for a specific purpose, and the attempts that have been made to bridge these analytical approaches. Finally, we conclude the tutorial by discussing open research issues.",
keywords = "EWI-22539, METIS-293199, IR-83418, Performance analysis of networks-on-chip",
author = "Kiasari, {Abbas Eslami} and Axel Jantsch and Bekooij, {Marco Jan Gerrit} and Alan Burns and Zhonghai Lu",
note = "10.1145/2380403.2380442",
year = "2012",
month = "10",
day = "7",
doi = "10.1145/2380403.2380442",
language = "Undefined",
isbn = "978-1-4503-1424-4",
publisher = "Association for Computing Machinery (ACM)",
pages = "211--212",
booktitle = "Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012",
address = "United States",

}

Kiasari, AE, Jantsch, A, Bekooij, MJG, Burns, A & Lu, Z 2012, Analytical approaches for performance evaluation of networks-on-chip. in Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012. Association for Computing Machinery (ACM), New York, pp. 211-212, International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012, Tampere, Finland, 7/10/12. https://doi.org/10.1145/2380403.2380442

Analytical approaches for performance evaluation of networks-on-chip. / Kiasari, Abbas Eslami; Jantsch, Axel; Bekooij, Marco Jan Gerrit; Burns, Alan; Lu, Zhonghai.

Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012. New York : Association for Computing Machinery (ACM), 2012. p. 211-212.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademic

TY - GEN

T1 - Analytical approaches for performance evaluation of networks-on-chip

AU - Kiasari, Abbas Eslami

AU - Jantsch, Axel

AU - Bekooij, Marco Jan Gerrit

AU - Burns, Alan

AU - Lu, Zhonghai

N1 - 10.1145/2380403.2380442

PY - 2012/10/7

Y1 - 2012/10/7

N2 - This tutorial reviews four popular mathematical formalisms – dataflow analysis, schedulability analysis, network calculus, and queueing theory – and how they have been applied to the analysis of Network-on-Chip (NoC) performance. We review the basic concepts and results of each formalism and provide examples of how they have been used in on-chip communication performance analysis. The tutorial also discusses the respective strengths and weaknesses of each formalism, their suitability for a specific purpose, and the attempts that have been made to bridge these analytical approaches. Finally, we conclude the tutorial by discussing open research issues.

AB - This tutorial reviews four popular mathematical formalisms – dataflow analysis, schedulability analysis, network calculus, and queueing theory – and how they have been applied to the analysis of Network-on-Chip (NoC) performance. We review the basic concepts and results of each formalism and provide examples of how they have been used in on-chip communication performance analysis. The tutorial also discusses the respective strengths and weaknesses of each formalism, their suitability for a specific purpose, and the attempts that have been made to bridge these analytical approaches. Finally, we conclude the tutorial by discussing open research issues.

KW - EWI-22539

KW - METIS-293199

KW - IR-83418

KW - Performance analysis of networks-on-chip

U2 - 10.1145/2380403.2380442

DO - 10.1145/2380403.2380442

M3 - Conference contribution

SN - 978-1-4503-1424-4

SP - 211

EP - 212

BT - Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012

PB - Association for Computing Machinery (ACM)

CY - New York

ER -

Kiasari AE, Jantsch A, Bekooij MJG, Burns A, Lu Z. Analytical approaches for performance evaluation of networks-on-chip. In Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2012. New York: Association for Computing Machinery (ACM). 2012. p. 211-212 https://doi.org/10.1145/2380403.2380442