Architecture Design Space Exploration for Streaming Applications Through Timing Analysis

Maarten H. Wiggers; Nikolay Kavaldjiev; Gerard J.M. Smit; Pierre G. Jansen

Architecture Design Space Exploration for Streaming Applications Through Timing Analysis

Maarten H. Wiggers, Nikolay Kavaldjiev, Gerard J.M. Smit, Pierre G. Jansen

Research output: Book/Report › Report › Professional

2 Citations (Scopus)

45 Downloads (Pure)

Abstract

In this paper we compare the maximum achievable throughput of different memory organisations of the processing elements that constitute a multiprocessor system on chip. This is done by modelling the mapping of a task with input and output channels on a processing element as a homogeneous synchronous dataflow graph, and use maximum cycle mean analysis to derive the throughput. In a HiperLAN2 case study we show how these techniques can be used to derive the required clock frequency and communication latencies in order to meet the application's throughput requirement on a multiprocessor system on chip that has one of the investigated memory organisations.

Original language	English
Place of Publication	Enschede
Publisher	University of Twente
Number of pages	15
Publication status	Published - Aug 2005

Publication series

Name	CTIT Technical Report Series
Publisher	University of Twente, Centre for Telematica and Information Technology (CTIT)
No.	TR-CTIT-05-36
ISSN (Print)	1381-3625

Keywords

CAES-EEA: Efficient Embedded Architectures

Access to Document

Wiggers2005architectureFinal published version, 178 KB

2 Citations
1 Conference contribution

Architecture Design Space Exploration for Streaming Applications Through Timing Analysis
Wiggers, M. H., Kavaldjiev, N., Smit, G. J. M. & Jansen, P. G., Sept 2005, Communicating Process Architectures 2005 (WoTUG-28). Broenink, J. F., Roebbers, H. W., Sunter, J. P. E., Welch, P. H. & Wood, D. C. (eds.). Amsterdam: IOS, p. 219-233 15 p. (Concurrent Systems Engineering Series; vol. 63).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

Open Access
File

Cite this

@book{688e54907a174a39a39d3888608a4ad2,

title = "Architecture Design Space Exploration for Streaming Applications Through Timing Analysis",

abstract = "In this paper we compare the maximum achievable throughput of different memory organisations of the processing elements that constitute a multiprocessor system on chip. This is done by modelling the mapping of a task with input and output channels on a processing element as a homogeneous synchronous dataflow graph, and use maximum cycle mean analysis to derive the throughput. In a HiperLAN2 case study we show how these techniques can be used to derive the required clock frequency and communication latencies in order to meet the application's throughput requirement on a multiprocessor system on chip that has one of the investigated memory organisations.",

keywords = "CAES-EEA: Efficient Embedded Architectures",

author = "Wiggers, {Maarten H.} and Nikolay Kavaldjiev and Smit, {Gerard J.M.} and Jansen, {Pierre G.}",

year = "2005",

month = aug,

language = "English",

series = "CTIT Technical Report Series",

publisher = "University of Twente",

number = "TR-CTIT-05-36",

address = "Netherlands",

}

TY - BOOK

T1 - Architecture Design Space Exploration for Streaming Applications Through Timing Analysis

AU - Wiggers, Maarten H.

AU - Kavaldjiev, Nikolay

AU - Smit, Gerard J.M.

AU - Jansen, Pierre G.

PY - 2005/8

Y1 - 2005/8

N2 - In this paper we compare the maximum achievable throughput of different memory organisations of the processing elements that constitute a multiprocessor system on chip. This is done by modelling the mapping of a task with input and output channels on a processing element as a homogeneous synchronous dataflow graph, and use maximum cycle mean analysis to derive the throughput. In a HiperLAN2 case study we show how these techniques can be used to derive the required clock frequency and communication latencies in order to meet the application's throughput requirement on a multiprocessor system on chip that has one of the investigated memory organisations.

AB - In this paper we compare the maximum achievable throughput of different memory organisations of the processing elements that constitute a multiprocessor system on chip. This is done by modelling the mapping of a task with input and output channels on a processing element as a homogeneous synchronous dataflow graph, and use maximum cycle mean analysis to derive the throughput. In a HiperLAN2 case study we show how these techniques can be used to derive the required clock frequency and communication latencies in order to meet the application's throughput requirement on a multiprocessor system on chip that has one of the investigated memory organisations.

KW - CAES-EEA: Efficient Embedded Architectures

M3 - Report

T3 - CTIT Technical Report Series

BT - Architecture Design Space Exploration for Streaming Applications Through Timing Analysis

PB - University of Twente

CY - Enschede

ER -

Architecture Design Space Exploration for Streaming Applications Through Timing Analysis

Abstract

Publication series

Keywords

Access to Document

Fingerprint

Research output

Architecture Design Space Exploration for Streaming Applications Through Timing Analysis

Cite this