Balanced comparator fabricated in ramp edge technology

A.H. Sonnenberg, G.J. Gerritsma, Horst Rogalla

Research output: Contribution to journalArticleAcademicpeer-review

5 Citations (Scopus)

Abstract

One of the basic elements of RSFQ circuits is the balanced comparator. We have fabricated and tested a balanced comparator in a three HTS layer technology. The junctions and inductances are located on a buried ground plane in order to reduce the inductance values. We have chosen for a buried ground plane in order to avoid heating the ramp edge junction to deposition temperatures. Correct operation of the balanced comparator has been verified by dc measurements of the switching properties. The gray zone of switching has been measured as a function of temperature and operation frequency.
Original languageUndefined
Pages (from-to)12-15
Number of pages4
JournalPhysica C
Volume326-32
Issue number326-327
DOIs
Publication statusPublished - 1999

Keywords

  • Ramp edge junction
  • IR-74195
  • METIS-128835
  • Buried ground plane
  • Gray zone
  • Balanced comparator

Cite this