Capturing Assumptions while Designing a Verification Model for Embedded Systems

J. Marincic, Angelika H. Mader, Roelf J. Wieringa

    Research output: Book/ReportReportProfessional

    85 Downloads (Pure)


    A formal proof of a system correctness typically holds under a number of assumptions. Leaving them implicit raises the chance of using the system in a context that violates some assumptions, which in return may invalidate the correctness proof. The goal of this paper is to show how combining informal and formal techniques in the process of modelling and formal verification helps capturing these assumptions. As we focus on embedded systems, the assumptions are about the control software, the system on which the software is running and the system’s environment. We present them as a list written in natural language that supplements the formally verified embedded system model. These two together are a better argument for system correctness than each of these given separately.
    Original languageUndefined
    Place of PublicationEnschede
    PublisherCentre for Telematics and Information Technology (CTIT)
    Number of pages33
    Publication statusPublished - Jan 2007

    Publication series

    NameCTIT Technical Report Series
    PublisherUniversity of Twente, Centre for Telematics and Information Technology (CTIT)
    ISSN (Print)1381-3625


    • SCS-Services
    • EWI-9441
    • IR-66986
    • METIS-242052

    Cite this