Complexity analysis for mapping a DRM receiver on a heterogeneous tiled architecture

P.T. Wolkotte; Gerardus Johannes Maria Smit; L.T. Smit

Complexity analysis for mapping a DRM receiver on a heterogeneous tiled architecture

P.T. Wolkotte, Gerardus Johannes Maria Smit, L.T. Smit

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

94 Downloads (Pure)

Abstract

In this article we present the results of partitioning the OFDM baseband processing of a DRM receiver into smaller independent processes. Furthermore, we give a short introduction into the relevant parts of the DRM standard. Based on the number of multiplications and additions we can map individual processes on a heterogeneous multitile architecture. This architecture can meet both the computational demands as well as the restricted energy budget.

Original language	Undefined
Title of host publication	15th Annual Workshop on Circuits Systems and Signal Processing (ProRISC)
Place of Publication	Utrecht
Publisher	STW
Pages	442-446
ISBN (Print)	90-73461-43-X
Publication status	Published - Nov 2004
Event	15th Annual Workshop on Circuits, Systems and Signal Processing, ProRisc 2004 - Veldhoven, Netherlands Duration: 25 Nov 2004 → 26 Nov 2004 Conference number: 15

Publication series

Name
Publisher	Technology Foundation, STW

Conference

Conference	15th Annual Workshop on Circuits, Systems and Signal Processing, ProRisc 2004
Abbreviated title	ProRisc
Country/Territory	Netherlands
City	Veldhoven
Period	25/11/04 → 26/11/04

Keywords

EWI-1488
EC Grant Agreement nr.: FP6/001908
CAES-EEA: Efficient Embedded Architectures
METIS-221046
IR-49068

Access to Document

Cite this

@inproceedings{1ce56e0d97354c43b7abba015e716d5f,

title = "Complexity analysis for mapping a DRM receiver on a heterogeneous tiled architecture",

abstract = "In this article we present the results of partitioning the OFDM baseband processing of a DRM receiver into smaller independent processes. Furthermore, we give a short introduction into the relevant parts of the DRM standard. Based on the number of multiplications and additions we can map individual processes on a heterogeneous multitile architecture. This architecture can meet both the computational demands as well as the restricted energy budget.",

keywords = "EWI-1488, EC Grant Agreement nr.: FP6/001908, CAES-EEA: Efficient Embedded Architectures, METIS-221046, IR-49068",

author = "P.T. Wolkotte and Smit, {Gerardus Johannes Maria} and L.T. Smit",

note = "Imported from CHAMELEON.xml; null ; Conference date: 25-11-2004 Through 26-11-2004",

year = "2004",

month = nov,

language = "Undefined",

isbn = "90-73461-43-X",

publisher = "STW",

pages = "442--446",

booktitle = "15th Annual Workshop on Circuits Systems and Signal Processing (ProRISC)",

}

Complexity analysis for mapping a DRM receiver on a heterogeneous tiled architecture. / Wolkotte, P.T.; Smit, Gerardus Johannes Maria; Smit, L.T.

15th Annual Workshop on Circuits Systems and Signal Processing (ProRISC). Utrecht : STW, 2004. p. 442-446.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - Complexity analysis for mapping a DRM receiver on a heterogeneous tiled architecture

AU - Wolkotte, P.T.

AU - Smit, Gerardus Johannes Maria

AU - Smit, L.T.

N1 - Conference code: 15

PY - 2004/11

Y1 - 2004/11

N2 - In this article we present the results of partitioning the OFDM baseband processing of a DRM receiver into smaller independent processes. Furthermore, we give a short introduction into the relevant parts of the DRM standard. Based on the number of multiplications and additions we can map individual processes on a heterogeneous multitile architecture. This architecture can meet both the computational demands as well as the restricted energy budget.

AB - In this article we present the results of partitioning the OFDM baseband processing of a DRM receiver into smaller independent processes. Furthermore, we give a short introduction into the relevant parts of the DRM standard. Based on the number of multiplications and additions we can map individual processes on a heterogeneous multitile architecture. This architecture can meet both the computational demands as well as the restricted energy budget.

KW - EWI-1488

KW - EC Grant Agreement nr.: FP6/001908

KW - CAES-EEA: Efficient Embedded Architectures

KW - METIS-221046

KW - IR-49068

M3 - Conference contribution

SN - 90-73461-43-X

SP - 442

EP - 446

BT - 15th Annual Workshop on Circuits Systems and Signal Processing (ProRISC)

PB - STW

CY - Utrecht

Y2 - 25 November 2004 through 26 November 2004

ER -