The first stage in hierarchical approaches to floorplan design determines certain topological relations between the positions of indivisible cells on a VLSI chip. Various optimizations are then performed on this initial layout to minimize certain cost measures such as the chip area. We consider optimization problems in fixing the orientations of the cells and simultaneously fixing the directions of the cuts that are specified by a given slicing tree; the goal is to minimize the area of the chip. We prove that these problems are NP-hard in the ordinary sense, and we describe a pseudo-polynomial time algorithm for them. We also present fully polynomial time approximation schemes for these problems.
- Combinatorial optimization
- Floorplan design
- Computational Complexity
- VLSI design
Deineko, V. G., & Woeginger, G. (2003). Complexity and approximability results for slicing floorplan designs. European journal of operational research, 149(3), 533-539. https://doi.org/10.1016/S0377-2217(02)00527-1