Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications

Kees Goossens, Dongrui She, A. Milutinovic, Anca Molnos

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    11 Citations (Scopus)
    69 Downloads (Pure)


    Composability means that the behaviour of an application, including its timing, is not affected by the absence or presence of other applications. It is required to be able to design, test, and verify applications independently. In this paper we de﬿ne composable dynamic voltage and frequency scaling (DVFS) hardware, and composable power management. We ensure that the functional and temporal behaviours of an application are not affected by other applications, even when they are power managed. For dataflow applications with worst-case execution times per task, our power management is also predictable, i.e. guarantees end-to-end real-time requirements, even when the application is mapped on multiple processors that are power managed independently. Our method can be used with various DVFS architectures, such as on-chip and off-chip VF regulators. Our FPGA implementation models a system with multiple tiles, each containing a processor with local memory running a realtime operating system (RTOS) and power management. Tiles are interconnected by a network on chip, and communicate using shared memories. Experiments indicate energy savings of 68% w.r.t. no power management, and 40% w.r.t. power gating only. We also demonstrate composability and predictability on the platform in the presence of power management.
    Original languageUndefined
    Title of host publicationProceedings of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010
    EditorsS. Lopez
    Place of PublicationUSA
    PublisherIEEE Computer Society
    Number of pages8
    ISBN (Print)978-0-7695-4171-6
    Publication statusPublished - 1 Sep 2010
    Event13th EUROMICRO Conference on Digital System Design, DSD 2010: Architectures, Methods and Tools - Lille, France
    Duration: 1 Sep 20103 Sep 2010
    Conference number: 13

    Publication series

    PublisherIEEE Computer Society


    Conference13th EUROMICRO Conference on Digital System Design, DSD 2010
    Abbreviated titleDSD


    • METIS-276721
    • EWI-18982
    • IR-75059

    Cite this