Computer-Aided Test Flow in Core-Based Design

V. Zivkovic, R.J.W.T. Tangelder, Hans G. Kerkhoff

    Research output: Contribution to journalArticleAcademicpeer-review


    This paper copes with the efficient test-pattern generation in a core-based design. A consistent Computer-Aided Test (CAT) flow is proposed based on the required core-test strategy. It generates a test-pattern set for the embedded cores with high fault coverage and low DfT area overhead. The CAT flow is applied within Philips Core Test Pilot IC project. In addition, it will be shown how the proposed CAT flow can be further modified and used to decrease the number of test patterns within a VLIW TTA processor core. Besides reducing the number of test cycles, it also maintains a high fault coverage and keeps the DfT area low.
    Original languageUndefined
    Pages (from-to)999-1008
    JournalMicroelectronics journal
    Issue number11/12
    Publication statusPublished - 2000


    • METIS-111665
    • IR-74362
    • Test pattern generation
    • Test synthesis
    • VLIW test
    • Embedded core test

    Cite this