Concepts for run-time and error-resilient control flow checking of embedded RISC CPUs

Daniel Ziener*, Jürgen Teich

*Corresponding author for this work

Research output: Contribution to journalArticleAcademicpeer-review

5 Citations (Scopus)


In this paper, we introduce new concepts and methods for checking the correctness of control flow instructions (CFI) issued during the execution of programs for embedded RISC CPUs. Our proposed methodology is able to detect at run-time any error of illegal or faulty direct jump and branch instruction as well as call and return form subroutine for a given program code. Furthermore, two different hardware concepts and implementations of generic control flow (CF) checker units which may be tightly attached to a given CPU are proposed. These implementations can detect and even avoid the execution of faulty CFI at very low area and usually no latency penalty. Other benefits of this novel approach are that the application code must not be changed or augmented by signatures or additional instructions at all. The presented approach is, thus, completely transparent to the program developer.

Original languageEnglish
Pages (from-to)256-275
Number of pages20
JournalInternational journal of autonomous and adaptive communications systems
Issue number3
Publication statusPublished - Jun 2009
Externally publishedYes


  • Autonomous elements
  • CF method
  • CFI method
  • Control flow checker
  • Control flow instruction method
  • Control flow method
  • Embedded CPUs
  • Error-resilient control flow checking
  • Leon core
  • Monitoring


Dive into the research topics of 'Concepts for run-time and error-resilient control flow checking of embedded RISC CPUs'. Together they form a unique fingerprint.

Cite this