Design and Experimental Investigation of Trikarenos: A Fault-Tolerant 28nm RISC-V-based SoC

Michael Rogenmoser, Philip Wiese, Bruno Endres Forlin, Frank K. Gürkaynak, Paolo Rech, Alessandra Menicucci, Marco Ottavi, Luca Benini

Research output: Working paperPreprintAcademic

61 Downloads (Pure)

Abstract

We present a fault-tolerant by-design RISC-V SoC and experimentally assess it under atmospheric neutrons and 200 MeV protons. The dedicated ECC and Triple-Core Lockstep countermeasures correct most errors, guaranteeing a device cross-section lower than $5.36 \times 10^{-12}$ cm$^2$.
Original languageEnglish
PublisherArXiv.org
DOIs
Publication statusPublished - 8 Jul 2024

Keywords

  • physics.ins-det
  • cs.AR
  • hep-ex

Fingerprint

Dive into the research topics of 'Design and Experimental Investigation of Trikarenos: A Fault-Tolerant 28nm RISC-V-based SoC'. Together they form a unique fingerprint.

Cite this