Design and Implementation of a Dependable CPSoC for Automotive Applications

Ghazanfar Ali, Hassan Ebrahimi, Jerrin Pathrose Vareed, Hans G. Kerkhoff

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    2 Citations (Scopus)

    Abstract

    Safety-critical cyber-physical systems-on-chip, consisting of analog/mixed-signal front- and back-ends combined with massive digital many-processor cores, are being increasingly applied. The imminent collision detection chip for cars is an example of this and such a complex system requires zero downtime and a very high dependability. By on-line monitoring the health status of processor cores and IPs and taking counteractions, we have accomplished this goal via IJTAG-compatible embedded instruments and appropriate embedded software. An IJTAG-compatible Iddt monitor has been designed, a slack-delay embedded instrument for detecting timing issues, as well as a monitor for detecting intermitted resistive faults in interconnections. By the on-chip replacement of degraded (non-healthy) cores, the lifetime can be increased by a factor of around four of our mixed-signal cyber-physical systems-on-chip.
    Original languageEnglish
    Title of host publication2018 IEEE Industrial Cyber-Physical Systems (ICPS)
    Pages256-251
    Number of pages6
    ISBN (Electronic)978-1-5386-6531-2
    DOIs
    Publication statusPublished - 2018
    Event1st IEEE International Conference on Industrial Cyber-Physical Systems - ITMO University, Saint-Petersburg, Russian Federation
    Duration: 15 May 201818 May 2018
    Conference number: 1
    https://icps2018.net/

    Conference

    Conference1st IEEE International Conference on Industrial Cyber-Physical Systems
    Abbreviated titleICPS-2018
    CountryRussian Federation
    CitySaint-Petersburg
    Period15/05/1818/05/18
    Internet address

    Fingerprint

    Embedded software
    Large scale systems
    Railroad cars
    Health
    Monitoring
    Cyber Physical System
    System-on-chip

    Keywords

    • cyber-physical systems
    • Dependability
    • IDDT & slack-delay and IRF monitors
    • IJTAG embedded instruments

    Cite this

    Ali, G., Ebrahimi, H., Pathrose Vareed, J., & Kerkhoff, H. G. (2018). Design and Implementation of a Dependable CPSoC for Automotive Applications. In 2018 IEEE Industrial Cyber-Physical Systems (ICPS) (pp. 256-251) https://doi.org/10.1109/ICPHYS.2018.8387667
    Ali, Ghazanfar ; Ebrahimi, Hassan ; Pathrose Vareed, Jerrin ; Kerkhoff, Hans G. / Design and Implementation of a Dependable CPSoC for Automotive Applications. 2018 IEEE Industrial Cyber-Physical Systems (ICPS). 2018. pp. 256-251
    @inproceedings{2f633f6b5a8b479faccfc96a2475876b,
    title = "Design and Implementation of a Dependable CPSoC for Automotive Applications",
    abstract = "Safety-critical cyber-physical systems-on-chip, consisting of analog/mixed-signal front- and back-ends combined with massive digital many-processor cores, are being increasingly applied. The imminent collision detection chip for cars is an example of this and such a complex system requires zero downtime and a very high dependability. By on-line monitoring the health status of processor cores and IPs and taking counteractions, we have accomplished this goal via IJTAG-compatible embedded instruments and appropriate embedded software. An IJTAG-compatible Iddt monitor has been designed, a slack-delay embedded instrument for detecting timing issues, as well as a monitor for detecting intermitted resistive faults in interconnections. By the on-chip replacement of degraded (non-healthy) cores, the lifetime can be increased by a factor of around four of our mixed-signal cyber-physical systems-on-chip.",
    keywords = "cyber-physical systems, Dependability, IDDT & slack-delay and IRF monitors, IJTAG embedded instruments",
    author = "Ghazanfar Ali and Hassan Ebrahimi and {Pathrose Vareed}, Jerrin and Kerkhoff, {Hans G.}",
    year = "2018",
    doi = "10.1109/ICPHYS.2018.8387667",
    language = "English",
    pages = "256--251",
    booktitle = "2018 IEEE Industrial Cyber-Physical Systems (ICPS)",

    }

    Ali, G, Ebrahimi, H, Pathrose Vareed, J & Kerkhoff, HG 2018, Design and Implementation of a Dependable CPSoC for Automotive Applications. in 2018 IEEE Industrial Cyber-Physical Systems (ICPS). pp. 256-251, 1st IEEE International Conference on Industrial Cyber-Physical Systems, Saint-Petersburg, Russian Federation, 15/05/18. https://doi.org/10.1109/ICPHYS.2018.8387667

    Design and Implementation of a Dependable CPSoC for Automotive Applications. / Ali, Ghazanfar ; Ebrahimi, Hassan ; Pathrose Vareed, Jerrin ; Kerkhoff, Hans G.

    2018 IEEE Industrial Cyber-Physical Systems (ICPS). 2018. p. 256-251.

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    TY - GEN

    T1 - Design and Implementation of a Dependable CPSoC for Automotive Applications

    AU - Ali, Ghazanfar

    AU - Ebrahimi, Hassan

    AU - Pathrose Vareed, Jerrin

    AU - Kerkhoff, Hans G.

    PY - 2018

    Y1 - 2018

    N2 - Safety-critical cyber-physical systems-on-chip, consisting of analog/mixed-signal front- and back-ends combined with massive digital many-processor cores, are being increasingly applied. The imminent collision detection chip for cars is an example of this and such a complex system requires zero downtime and a very high dependability. By on-line monitoring the health status of processor cores and IPs and taking counteractions, we have accomplished this goal via IJTAG-compatible embedded instruments and appropriate embedded software. An IJTAG-compatible Iddt monitor has been designed, a slack-delay embedded instrument for detecting timing issues, as well as a monitor for detecting intermitted resistive faults in interconnections. By the on-chip replacement of degraded (non-healthy) cores, the lifetime can be increased by a factor of around four of our mixed-signal cyber-physical systems-on-chip.

    AB - Safety-critical cyber-physical systems-on-chip, consisting of analog/mixed-signal front- and back-ends combined with massive digital many-processor cores, are being increasingly applied. The imminent collision detection chip for cars is an example of this and such a complex system requires zero downtime and a very high dependability. By on-line monitoring the health status of processor cores and IPs and taking counteractions, we have accomplished this goal via IJTAG-compatible embedded instruments and appropriate embedded software. An IJTAG-compatible Iddt monitor has been designed, a slack-delay embedded instrument for detecting timing issues, as well as a monitor for detecting intermitted resistive faults in interconnections. By the on-chip replacement of degraded (non-healthy) cores, the lifetime can be increased by a factor of around four of our mixed-signal cyber-physical systems-on-chip.

    KW - cyber-physical systems

    KW - Dependability

    KW - IDDT & slack-delay and IRF monitors

    KW - IJTAG embedded instruments

    U2 - 10.1109/ICPHYS.2018.8387667

    DO - 10.1109/ICPHYS.2018.8387667

    M3 - Conference contribution

    SP - 256

    EP - 251

    BT - 2018 IEEE Industrial Cyber-Physical Systems (ICPS)

    ER -

    Ali G, Ebrahimi H, Pathrose Vareed J, Kerkhoff HG. Design and Implementation of a Dependable CPSoC for Automotive Applications. In 2018 IEEE Industrial Cyber-Physical Systems (ICPS). 2018. p. 256-251 https://doi.org/10.1109/ICPHYS.2018.8387667