Design and implementation of a hierarchical testable architecture using the boundary scan standard

R.P. van Riessen, Hans G. Kerkhoff, A. Kloppenburg

    Research output: Contribution to conferencePaper

    4 Citations (Scopus)
    122 Downloads (Pure)


    A standardized and structured test methodology is described which is based on the boundary-scan proposal of JTAG (Joint Test Action Group). The architecture ensures the testability of the hardware from printed-circuit-board level down to integrated-circuit level. In addition, the architecture has the feature of built-in self-test at the IC level. The implementation of the architecture by means of a self-test compiler is discussed. The test hardware for the hierarchically testable architecture at the macro level consists of test interface elements and a macro test processor; these components are examined in detail
    Original languageUndefined
    Publication statusPublished - 1989
    Event1st European Test Conference, 1989 - Paris, France
    Duration: 12 Apr 198914 Apr 1989


    Conference1st European Test Conference, 1989
    Other12-14 April 1989


    • IR-56094

    Cite this