Design and implementation of a hierarchical testable architecture using the boundary scan standard

R.P. van Riessen; Hans G. Kerkhoff; A. Kloppenburg

doi:10.1109/ETC.1989.36231

Design and implementation of a hierarchical testable architecture using the boundary scan standard

R.P. van Riessen, Hans G. Kerkhoff, A. Kloppenburg

Research output: Contribution to conference › Paper

4 Citations (Scopus)

122 Downloads (Pure)

Abstract

A standardized and structured test methodology is described which is based on the boundary-scan proposal of JTAG (Joint Test Action Group). The architecture ensures the testability of the hardware from printed-circuit-board level down to integrated-circuit level. In addition, the architecture has the feature of built-in self-test at the IC level. The implementation of the architecture by means of a self-test compiler is discussed. The test hardware for the hierarchically testable architecture at the macro level consists of test interface elements and a macro test processor; these components are examined in detail

Original language	Undefined
Pages	112-118
DOIs	https://doi.org/10.1109/ETC.1989.36231
Publication status	Published - 1989
Event	1st European Test Conference, 1989 - Paris, France Duration: 12 Apr 1989 → 14 Apr 1989

Conference

Conference	1st European Test Conference, 1989
Period	12/04/89 → 14/04/89
Other	12-14 April 1989

Keywords

IR-56094

Access to Document

10.1109/ETC.1989.36231

00036231

Cite this

@conference{bb285607e13f42e7bb364efe2f9f4146,

title = "Design and implementation of a hierarchical testable architecture using the boundary scan standard",

abstract = "A standardized and structured test methodology is described which is based on the boundary-scan proposal of JTAG (Joint Test Action Group). The architecture ensures the testability of the hardware from printed-circuit-board level down to integrated-circuit level. In addition, the architecture has the feature of built-in self-test at the IC level. The implementation of the architecture by means of a self-test compiler is discussed. The test hardware for the hierarchically testable architecture at the macro level consists of test interface elements and a macro test processor; these components are examined in detail",

keywords = "IR-56094",

author = "{van Riessen}, R.P. and Kerkhoff, {Hans G.} and A. Kloppenburg",

year = "1989",

doi = "10.1109/ETC.1989.36231",

language = "Undefined",

pages = "112--118",

note = "1st European Test Conference, 1989 ; Conference date: 12-04-1989 Through 14-04-1989",

}

TY - CONF

T1 - Design and implementation of a hierarchical testable architecture using the boundary scan standard

AU - van Riessen, R.P.

AU - Kerkhoff, Hans G.

AU - Kloppenburg, A.

PY - 1989

Y1 - 1989

N2 - A standardized and structured test methodology is described which is based on the boundary-scan proposal of JTAG (Joint Test Action Group). The architecture ensures the testability of the hardware from printed-circuit-board level down to integrated-circuit level. In addition, the architecture has the feature of built-in self-test at the IC level. The implementation of the architecture by means of a self-test compiler is discussed. The test hardware for the hierarchically testable architecture at the macro level consists of test interface elements and a macro test processor; these components are examined in detail

AB - A standardized and structured test methodology is described which is based on the boundary-scan proposal of JTAG (Joint Test Action Group). The architecture ensures the testability of the hardware from printed-circuit-board level down to integrated-circuit level. In addition, the architecture has the feature of built-in self-test at the IC level. The implementation of the architecture by means of a self-test compiler is discussed. The test hardware for the hierarchically testable architecture at the macro level consists of test interface elements and a macro test processor; these components are examined in detail

KW - IR-56094

U2 - 10.1109/ETC.1989.36231

DO - 10.1109/ETC.1989.36231

M3 - Paper

SP - 112

EP - 118

T2 - 1st European Test Conference, 1989

Y2 - 12 April 1989 through 14 April 1989

ER -