Design-for-Delay Testability Techniques for High-Speed Digital Circuits

H.J. Vermaak

    Research output: ThesisPhD Thesis - Research UT, graduation UT

    123 Downloads (Pure)


    The importance of delay faults is enhanced by the ever increasing clock rates and decreasing geometry sizes of nowadays’ circuits. This thesis focuses on the development of Design-for-Delay-Testability (DfDT) techniques for high-speed circuits and embedded cores. The rising costs of IC testing and in particular the costs of Automatic Test Equipment are major concerns for the semiconductor industry. To reverse the trend of rising testing costs, DfDT is getting more and more important
    Original languageEnglish
    Awarding Institution
    • University of Twente
    • Kerkhoff, Hans G., Advisor
    • Krol, Th., Supervisor
    • Jordaan, G.D., Supervisor, External person
    Thesis sponsors
    Award date7 Dec 2005
    Place of PublicationEnschede
    Print ISBNs90-365-2259-5
    Publication statusPublished - 7 Dec 2005


    • METIS-226912
    • EWI-20043
    • IR-57440


    Dive into the research topics of 'Design-for-Delay Testability Techniques for High-Speed Digital Circuits'. Together they form a unique fingerprint.

    Cite this