Abstract
The importance of delay faults is enhanced by the ever increasing clock rates and decreasing geometry sizes of nowadays’ circuits. This thesis focuses on the development of Design-for-Delay-Testability (DfDT) techniques for high-speed circuits and embedded cores. The rising costs of IC testing and in particular the costs of Automatic Test Equipment are major concerns for the semiconductor industry. To reverse the trend of rising testing costs, DfDT is getting more and more important
Original language | English |
---|---|
Qualification | Doctor of Philosophy |
Awarding Institution |
|
Supervisors/Advisors |
|
Thesis sponsors | |
Award date | 7 Dec 2005 |
Place of Publication | Enschede |
Publisher | |
Print ISBNs | 90-365-2259-5 |
Publication status | Published - 7 Dec 2005 |
Keywords
- METIS-226912
- EWI-20043
- IR-57440