Design-for-Delay Testability Techniques for High-Speed Digital Circuits

H.J. Vermaak

    Research output: ThesisPhD Thesis - Research UT, graduation UT

    47 Downloads (Pure)

    Fingerprint

    Dive into the research topics of 'Design-for-Delay Testability Techniques for High-Speed Digital Circuits'. Together they form a unique fingerprint.

    Business & Economics