Design of a 1-chip IBM-3270 protocol handler

L. Spaanenburg

    Research output: Contribution to journalArticleAcademic

    86 Downloads (Pure)

    Abstract

    The single-chip design of a 20MHz IBM-3270 coax protocol handler in a conventional 3 μ CMOS process-technology is discussed. The harmonious combination of CMOS circuit tricks and high-level design disciplines allows the 50k transistor design to be compiled and optimized into a 35 mm**2 chip in 4 manweeks. The design methodology stresses the application of high-level silicon constructs and built-in testability.
    Original languageUndefined
    Pages (from-to)189-194
    JournalMicroprocessing and Microprogramming
    Volume25
    Issue number1-5
    DOIs
    Publication statusPublished - 1989

    Keywords

    • built-in testability
    • logic-enhanced memory
    • VLSI design
    • microarchitecture
    • IR-70581
    • ASIC

    Cite this