Reconfigurable many-core processors have many advantages over conventionally designed devices, such as low power consumption and very high flexibility. For an increasing number of safety-critical applications, these processors must have an ultra high dependability. This paper discusses the design and verification of an infrastructural IP, the Dependability Manager, which takes care of most essential dependability issues. Several additional innovative approaches with regard to dependability have been incorporated, like the NoC, wrapper and Network Interface design. The Dependability Manager design has been verified on an FPGA and is being processed in UMC CMOS technology as part of a many-core processor.
|Publisher||IEEE Computer Society Press|
|Conference||Fifth IEEE International Symposium on Electronic Design, Test & Applications, DELTA 2010|
|Period||13/01/10 → 15/01/10|
|Other||13-15 January 2010|
- EC Grant Agreement nr.: FP7/215881
- many-core processors