Designing and implementing an archirecture with boundary scan

R.P. van Riessen, R.P. van Riessen, Hans G. Kerkhoff, A. Kloppenburg

    Research output: Contribution to journalArticleProfessional

    10 Citations (Scopus)
    120 Downloads (Pure)

    Abstract

    A description is given of a standardized structured test methodology based on the boundary-scan proposal from the Joint Test Action Group (JTAG), which is now IEEE proposed standard P1149.1. Boundary scan does not address testability at the IC level, primarily because there is no standard for designing built-in self-testing (BIST) circuits. An architecture called the hierarchical testable, or H-testable, architecture that is compatible with the JTAG boundary-scan standard for PCB testing and provides BIST at the IC level is presented. The two have been merged, ensuring testability of the hardware from the printed-circuit-board level down to integrated-circuit level. In addition, the architecture has built-in self-test at the IC level. The authors have implemented this design using a self-test compiler
    Original languageUndefined
    Pages (from-to)9-19
    Number of pages11
    JournalIEEE design & test of computers
    Volume7
    Issue number2
    DOIs
    Publication statusPublished - 1990

    Keywords

    • METIS-116900
    • IR-55736

    Cite this