Designing outside rail constraints

Anne J. Annema, Bram Nauta, Ronald van Langevelde, Hans Tuinhout

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    17 Citations (Scopus)
    84 Downloads (Pure)

    Abstract

    CMOS evolution introduces several problems in analog design. Gate-leakage mismatch exceeds matching tolerances requiring active cancellation techniques. One strategy to deal with the use of lower supply voltages is to operate critical parts at higher supply voltages, by exploiting combinations of thin and thick-oxide transistors.
    Original languageEnglish
    Title of host publicationIEEE International Solid-State Circuits Conference, 2004 (ISSCC 2004)
    Place of PublicationSan Francisco, USA
    PublisherIEEE
    Pages134-135
    Number of pages8
    ISBN (Print)0780382676
    DOIs
    Publication statusPublished - Feb 2004
    EventIEEE International Solid-State Circuits Conference, ISSCC 2004 - San Francisco, United States
    Duration: 15 Feb 200419 Feb 2004

    Publication series

    Name
    PublisherIEEE
    Volume1

    Conference

    ConferenceIEEE International Solid-State Circuits Conference, ISSCC 2004
    Abbreviated titleISSCC 2004
    CountryUnited States
    CitySan Francisco
    Period15/02/0419/02/04

    Keywords

    • METIS-218888
    • IR-47894
    • EWI-14474

    Fingerprint Dive into the research topics of 'Designing outside rail constraints'. Together they form a unique fingerprint.

    Cite this