DSP and gatearray rapid prototyping of an adaptive phase-frequency detector for a PLL

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    Original languageEnglish
    Title of host publicationProceedings of the ProRISC/IEEE Workshop on Circuits, Systems and Signal Processing
    Place of PublicationUtrecht
    PublisherSTW
    Pages313-318
    Number of pages6
    ISBN (Print)90-73461-09-X
    Publication statusPublished - 27 Nov 1996

    Cite this

    Slump, C. H., Janssens, M. E., & Kuipers, H. (1996). DSP and gatearray rapid prototyping of an adaptive phase-frequency detector for a PLL. In Proceedings of the ProRISC/IEEE Workshop on Circuits, Systems and Signal Processing (pp. 313-318). Utrecht: STW.