Exploring Energy-Efficient Reconfigurable Architectures for DSP Algorithms

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    20 Downloads (Pure)

    Abstract

    Future hand-held multimedia terminals require a very high performance on a very small energy budged. Such devices can only be realized if their entire system is energy cognisant. In this paper a reconfigurable systems-architecture for mobile multimedia systems is introduced. The Field Programmable Function Array (FPFA) is discussed in detail. Several digital signal processing algorithms are discussed and mapped on the FPFA. Also,the power radius theory about low-power design is introduced.
    Original languageUndefined
    Title of host publication1st PROGRESS workshop on Embedded Systems
    Place of PublicationUtrecht
    PublisherSTW
    Pages107-112
    Number of pages6
    ISBN (Print)90-73461-25-1
    Publication statusPublished - Oct 2000
    Event1st PROGRESS Workshop on Embedded Systems 2000 - Utrecht, Netherlands
    Duration: 13 Oct 200013 Oct 2000
    Conference number: 1

    Publication series

    Name
    PublisherSTW Technology Foundation

    Workshop

    Workshop1st PROGRESS Workshop on Embedded Systems 2000
    Abbreviated titlePROGRESS
    CountryNetherlands
    CityUtrecht
    Period13/10/0013/10/00

    Keywords

    • METIS-119410
    • IR-18888
    • CAES-PS: Pervasive Systems
    • EWI-1532
    • CAES-EEA: Efficient Embedded Architectures

    Cite this