Faster SPDL Model Checking Through Property-Driven State Space Generation

Matthias Kuntz, Boudewijn R. Haverkort

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    37 Downloads (Pure)


    In this paper we describe how both, memory and time requirements for stochastic model checking of SPDL (stochastic propositional dynamic logic) formulae can significantly be reduced. SPDL is the stochastic extension of the multi-modal program logic PDL. SPDL provides means to specify path-based properties with or without timing restrictions. Paths can be characterised by so-called programs, essentially regular expressions, where the executability can be made dependent on the validity of test formulae. For model-checking SPDL path formulae it is necessary to build a product transition system (PTS) between the system model and the program automaton belonging to the path formula that is to be verified. In many cases, this PTS can be drastically reduced during the model checking procedure, as the program restricts the number of potentially satisfying paths. Therefore, we propose an approach that directly generates the reduced PTS from a given SPA specification and an SPDL path formula. The feasibility of this approach is shown through a selection of case studies, which show enormous state space reductions, at no increase in generation time.
    Original languageEnglish
    Title of host publicationFormal Methods and Stochastic Models for Performance Evaluation
    Subtitle of host publicationFourth European Performance Engineering Workshop, EPEW 2007, Berlin, Germany, September 27-28, 2007. Proceedings
    EditorsKatinka Wolter
    Place of PublicationBerlin, Heidelberg
    Number of pages17
    ISBN (Print)978-3-540-75210-3
    Publication statusPublished - 14 Sept 2007
    Event4th European Performance Engineering Workshop, EPEW 2007 - Berlin, Germany
    Duration: 27 Sept 200728 Sept 2007
    Conference number: 4

    Publication series

    NameLecture Notes in Computer Science
    ISSN (Print)0302-9743
    ISSN (Electronic)1611-3349


    Workshop4th European Performance Engineering Workshop, EPEW 2007
    Abbreviated titleEPEW


    • Model check
    • Parse tree
    • Kanban system
    • State space generation
    • Propositional dynamic logic


    Dive into the research topics of 'Faster SPDL Model Checking Through Property-Driven State Space Generation'. Together they form a unique fingerprint.

    Cite this