Feedforward phase noise cancellation exploiting a sub-sampling phase detector

Bartholomeus Jacobus Thijssen (Corresponding Author), Eric A.M. Klumperink, Philip Quinlan, Bram Nauta

    Research output: Contribution to journalArticleAcademicpeer-review

    8 Citations (Scopus)
    1917 Downloads (Pure)


    This paper presents a feedforward phase noise cancellation technique to reduce phase noise of the output clock signal of a phase-locked loop (PLL). It uses a sub-sampling phase detector to measure the phase noise and a variable time delay for cancellation. Both phase noise and spurs are reduced. Analytical expressions have been derived that characterize the performance of this technique and show its fundamental limitations. A subsampling phase-locked loop with the cancellation technique as a built-in feature is described. The feedforward technique has no stability requirements in contrast to conventional PLL architectures. The phase noise reduction bandwidth is increased to almost a third of the reference frequency — 3x the maximal bandwidth for 3rd order type-II PLLs. The proposed analytical model shows a phase noise reduction of 9 dB at a frequency offset of fref =10. The total rms jitter is improved by 7.2 dB. The analytical results are verified by simulations.
    Original languageEnglish
    Pages (from-to)1574-1578
    Number of pages5
    JournalIEEE transactions on circuits and systems II: express briefs
    Issue number11
    Publication statusPublished - 1 Nov 2018


    Dive into the research topics of 'Feedforward phase noise cancellation exploiting a sub-sampling phase detector'. Together they form a unique fingerprint.

    Cite this