High-speed low-jitter frequency multiplication in CMOS

Remco Cornelis Herman van de Beek

Research output: ThesisPhD Thesis - Research UT, graduation UT

27 Downloads (Pure)

Abstract

This thesis deals with high-speed Clock and Frequency Multiplication. The term `high-speed¿ applies to both the output and the reference frequency of the multiplier. Much emphasis is placed on analysis and optimization of the total timing inaccuracies, and on implementing a high-speed feedback mechanism that synchronizes the generated signal to the reference.
Original languageUndefined
Award date8 Jan 2004
Place of PublicationEnschede
Publisher
Print ISBNs9789036519892
Publication statusPublished - 2004
Externally publishedYes

Keywords

  • IR-41485

Cite this