Abstract
A CMOS neural network IC is discussed which was designed for very high speed applications. The parallel architecture, analog computing and digital weight storage provides unprecedented computing speed combined with ease of use. The circuit classifies up to 70 dimensional vectors within 20 nanoseconds, performing 20 billion (2*1010) multiply-and-add operations per second, and has as high as 28-42 Gbits/second equivalent input bandwidth with less than 1 W dissipation. The synaptic weights can be directly downloaded from a host computer to the on on-chip SRAM. The full-custom, analog-digital chip implements a fully connected feedforward neural network with 70 inputs, 6 hidden layer neurons and one output neuron. A unique solution, a single chip neural network photon trigger for high-energy physics research is provided
Original language | English |
---|---|
Title of host publication | Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, 1994 |
Place of Publication | Piscataway, NJ, USA |
Publisher | IEEE |
Pages | 422-428 |
ISBN (Print) | 0-8186-6710-9 |
DOIs | |
Publication status | Published - 24 Sept 1994 |
Event | 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, ICMNN 1994 - Turin, Italy Duration: 26 Sept 1994 → 28 Sept 1994 Conference number: 4 |
Conference
Conference | 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, ICMNN 1994 |
---|---|
Abbreviated title | ICMNN |
Country/Territory | Italy |
City | Turin |
Period | 26/09/94 → 28/09/94 |