Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops

X. Gao, Eric A.M. Klumperink, P.F.J. Geraedts, Bram Nauta

    Research output: Contribution to journalArticleAcademicpeer-review

    183 Citations (Scopus)
    638 Downloads (Pure)


    This brief analyzes the jitter as well as the power dissipation of phase-locked loops (PLLs). It aims at defining a benchmark figure-of-merit (FOM) that is compatible with the well-known FOM for oscillators but now extended to an entire PLL. The phase noise that is generated by the thermal noise in the oscillator and loop components is calculated. The power dissipation is estimated, focusing on the required dynamic power. The absolute PLL output jitter is calculated, and the optimum PLL bandwidth that gives minimum jitter is derived. It is shown that, with a steep enough input reference clock, this minimum jitter is independent of the reference frequency and output frequency for a given PLL power budget. Based on these insights, a benchmark FOM for PLL designs is proposed.
    Original languageEnglish
    Pages (from-to)117-121
    Number of pages5
    JournalIEEE transactions on circuits and systems II: express briefs
    Issue number2
    Publication statusPublished - Feb 2009


    • IR-65426
    • METIS-263774
    • EWI-15219


    Dive into the research topics of 'Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops'. Together they form a unique fingerprint.

    Cite this