Jitter requirements of the sampling clock in software radio receivers

    Research output: Contribution to journalArticleAcademicpeer-review

    43 Citations (Scopus)
    173 Downloads (Pure)


    The effective number of bits of an analog-to-digital converter (ADC) is not only limited by the quantization step inaccuracy but also by sampling time uncertainty. According to a commonly used model, the error caused by timing jitter, integrated over the whole bandwidth, should not be bigger than the quantization noise, for a full swing input signals at the maximum input frequency. This results in unfeasible phase noise requirements for the sampling clock in software radio receivers with direct RF sampling. However, for a radio receiver not the total integrated error is relevant, but only the error signal in the channel bandwidth. This paper explores the clock jitter requirements for a software radio application, using a more realistic model and taking into account the power spectrum of both the input signal and the spectrum of the sampling clock jitter. Using this model, we show that the clock jitter requirements are very similar to reciprocal mixing requirements of superheterodyne receivers.
    Original languageEnglish
    Pages (from-to)90-94
    Number of pages5
    JournalIEEE transactions on circuits and systems II: express briefs
    Issue number2/2
    Publication statusPublished - 1 Feb 2006


    • IR-57309
    • METIS-238054
    • EWI-3734


    Dive into the research topics of 'Jitter requirements of the sampling clock in software radio receivers'. Together they form a unique fingerprint.

    Cite this