Layout level design for testability strategy applied to a CMOS cell library

F.C. Blom, J. Oliver, M. Rullan, C. Ferrer

    Research output: Contribution to conferencePaper

    1 Citation (Scopus)
    61 Downloads (Pure)

    Abstract

    The layout level design for testability (LLDFT) rules used here allow to avoid some hard to detect faults or even undetectable faults on a cell library by modifying the cell layout without changing their behavior and achieving a good level of reliability. These rules avoid some open faults or reduce their appearance probability. The main purpose has been to apply that set of LLDFT rules on the cells of the library designed at the Centre Nacional de Microelectronica (CNM) in order to obtain a highly testable cell library. The authors summarize the main results (area overhead and performance degradation) of the application of the LLDFT rules on the cells
    Original languageUndefined
    Pages199-206
    DOIs
    Publication statusPublished - 1993

    Keywords

    • IR-56054

    Cite this