Low-cost Guaranteed-Throughput dual-ring communication infrastructure for heterogeneous MPSoCs

B.H.J. Dekens, Philip Sebastian Kurtin, Gerardus Johannes Maria Smit, Marco Jan Gerrit Bekooij

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

    2 Downloads (Pure)


    Connection-oriented Guaranteed-Throughput (GT) mesh-based Networks on Chip (NoCs) have been proposed as a replacement for buses in real-time stream processing systems but are currently rarely used as hardware cost tends to be higher than conventional interconnects. Recently an interconnect with a ring topology was introduced as a low-cost alternative for use in medium scale homogeneous Multiple Processor System on Chip (MPSoC) designs. Cost-effective integration of stream processing accelerators would require an extension of this ring interconnect. We present a dual-ring communication infrastructure for heterogeneous MPSoC designs. Data and credits are transferred between tiles using their separate, oppositely directed, rings. The minimum throughput is determined by analysis of a Cyclo-Static Data Flow (CSDF) model for a system with communication between accelerators and processors. The performance benefits and costs are evaluated by integration of our dual ring and an accelerator in a 16 core MPSoC which is mapped on a Virtex6 FPGA. On this MPSoC a real-time PAL video decoder is executed. A performance gain of a factor 3.6 was obtained at an increase in hardware cost of only 8.5%.
    Original languageUndefined
    Title of host publication2014 Conference on Design and Architectures for Signal and Image Processing (DASIP)
    Place of PublicationFrance
    PublisherECSI Media
    Number of pages8
    ISBN (Print)979-10-92279-06-1
    Publication statusPublished - 8 Oct 2014
    Event2014 Conference on Design and Architectures for Signal and Image Processing, DASIP 2014 - Madrid, Spain
    Duration: 8 Oct 201410 Oct 2014

    Publication series

    PublisherECSI Media


    Conference2014 Conference on Design and Architectures for Signal and Image Processing, DASIP 2014
    Abbreviated titleDASIP
    Internet address


    • Real time systems
    • interconnects
    • EWI-25173
    • METIS-309608
    • Accelerators
    • Hardware
    • Embedded Systems
    • IR-93329

    Cite this